Abstract
A key element in an ADC is the comparator. It compares an input signal with a reference voltage and has as a result a logic stage, which indicates whether the signal is lower or higher.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
R. van de Plasche, CMOS Integrated Analog-to-Digital and Digital-to-Analog Converters (Kluwer Academic Publishers, Boston, 2003)
R. Patzelt, H. Schweinzer, Elektrische Messtechnik (Springer, Wien, 1996)
L. Sumanen, M. Waltari, V. Hakkarainen, K. Halonen, CMOS dynamic comparators for pipeline A/D converters. IEEE Int. Symp. Circuits Syst. 1, 157–160 (2002)
B. Goll, H. Zimmermann, A low-power 2-Gsample/s comparator in 120 nm CMOS technology. IEEE European Solid-State Circuits Conf. 507–510 (2005)
C. Sandner, M. Clara, A. Santner, T. Hartnig, F. Kuttner, A 6bit, 1.2GSps low-power flash-ADC in 0.13 \(\upmu \)m digital CMOS. IEEE J. Solid-State Circuits 40(7), 1499–1505 (2005)
K.-L.J. Wong, C.-K.K. Yang, Offset compensation in comparators with minimum input-referred supply noise. IEEE J. Solid-State Circuits 39(5), 837–840 (2004)
E.L. Wong, P.A. Abshire, M.H. Cohen, Floating gate comparator with automatic offset manipulation functionality. IEEE Int. Symp. Circuits Syst. 1, 529–532 (2004)
Y.-C. Hung, B.-D. Liu, 1 V CMOS comparator for programmable analog rank-order extractor. IEEE Trans. Circuits Syst. I 50(5), 673–677 (2003)
B. Wicht, Current Sense Amplifiers for Embedded SRAM in High-Performance System-on-a-Chip Designs (Springer, Berlin, 2003)
B. Wicht, T. Nirschl, D. Schmitt-Landsiedel, Yield and speed optimization of a latch-type voltage sense amplifier. IEEE J. Solid-State Circuits 39(7), 1148–1158 (2004)
B. Wicht, T. Nirschl, D. Schmitt-Landsiedel, A yield-optimized latch-type SRAM sense amplifier, IEEE European Solid-State Circuits Conf. 409–412 (2003)
Y. Okaniwa, H. Tamura, M. Kibune, D. Yamazaki, T.-S. Cheung, J. Ogawa, N. Tzartzanis, W.W. Walker, T. Kuroda, A 40 Gb/s CMOS clocked comparator with bandwidth modulation technique. IEEE J. Solid-State Circuits 40(8), 1680–1685 (2005)
Y. Okaniwa, H. Tamura, M. Kibune, D. Yamazaki, T.-S. Cheung, J. Ogawa, N. Tzartzanis, W. W. Walker, T. Kuroda, A 0.11 \(\upmu \)m CMOS clocked comparator for high-speed serial communications, IEEE Symp. VLSI Circuits. 198–201 (2004)
S. Park, Y. Palaskas, M. P. Flynn, A 4GS/s 4b flash ADC in 0.18 \(\upmu \)m CMOS, IEEE Int. Solid-State Circuits Conf. 570–571 (2006)
M. Maymandi-Nejad, M. Sachdev, 1-Bit quantiser with rail to rail input range for sub-1 V \(\varDelta \varSigma \) modulators. IET Electron. Lett. 39(12), 894–895 (2003)
B. Wicht, J.-Y. Larguier, D. Schmitt-Landsiedel, A 1.5 V 1.7 ns 4k \(\times \) 32 SRAM with a fully-differential auto-power-down current sense amplifier, IEEE Int. Solid-State Circuits Conf. 462–463 (2003)
C. Paulus, H.-M. Blüthgen, M. Löw, E. Sicheneder, N. Brüls, A. Courtois, M. Tiebout, R. Thewes, A 4GS/s 6b flash ADC in 0.13 \(\upmu \)m CMOS, IEEE Symp. VLSI circuits. 420–423 (2004)
K. Uyttenhove, M. Steyaert, A 1.8 V 6-Bit 1.3 GHz flash ADC in 0.25 \(\upmu \)m CMOS. IEEE J. Solid-State Circuits 38(7), 1115–1122 (2003)
S. Sheikhaei, S. Mirabbasi, A. Ivanov, A 4-Bit 5GS/s flash A/D converter in 0.18 \(\upmu \)m CMOS. IEEE Int. Symp. Circuits Syst. 6, 6138–6141 (2005)
J. H.-C. Lin, B. Haroun, An embedded 0.8 V/480 \(\upmu \)W 6b/22 MHz flash ADC in 0.13 \(\upmu \)m digital CMOS process using nonlinear double-interpolation technique, IEEE Int. Solid-State Circuits Conf. 308–309 (2002)
D. Schinkel, E. Mensink, E. Klumperink, E. van Tuijl, B. Nauta, A double-tail latch-type voltage sense amplifier with 18 ps setup-hold time, IEEE Int. Solid-State Circuits Conf. 605, 314–315, (2007)
X. Zhu, Y. Chen, M. Kibune, Y. Tomita, T. Hamada, A dynamic offset control technique for comparator design in scaled CMOS technology, IEEE Custom Integr. Circuits Conf. 495–498 (2008)
A. Shikata, R. Sekimoto, T. Kuroda, H. Ishikuro, A 0.5 V 1.1 MS/s 6.3 fJ/conversion-step SAR-ADC with tri-level comparator in 40 nm CMOSl. IEEE J. Solid-State Circuits 47(4), 1022–1030 (2012)
B. Goll, H. Zimmermann, A low power 1.4 Gsample/s comparator for flash-ADCs in 120 nm CMOS technology, Austrochip 2004. 39–42 (2005)
B. Goll, H. Zimmermann, A low-power 4 GHz comparator in 120 nm CMOS technology with a technique to tune resolution, IEEE European Solid-State Circuits Conf. 320–323 (2006)
B. Goll, H. Zimmermann, A 0.12 \(\upmu \)m CMOS comparator requiring 0.5 V at 600 MHz and 1.5 V at 6 GHz, IEEE Int. Solid-State Circuits Conf. 316–317 (2007)
B. Goll, H. Zimmermann, Low-power 600 MHz comparator for 0.5 V supply voltage in 0.12 \(\upmu \)m CMOS. IET. Electron. Lett. 43(7), 388–390 (2007)
B. Goll, H. Zimmermann, A clocked, regenerative comparator in 0.12 \(\upmu \)m CMOS with tunable sensitivity, IEEE European Solid-State Circuits Conf. 408–411 (2007)
B. Goll, H. Zimmermann, A 65 nm CMOS comparator with modified latch to achieve 7 GHz/1.3 mW at 1.2 V and 700 MHz/47 W at 0.6 V, IEEE Int. Solid-State Circuits Conf. 328–329 (2009)
B. Goll, H. Zimmermann, A comparator with reduced delay time in 65 nm CMOS for supply voltages down to 0.65 V, IEEE Transactions on Circuits and Systems-II: Express. Briefs 56(11), 810–814 (2009)
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2015 Springer-Verlag Berlin Heidelberg
About this chapter
Cite this chapter
Goll, B., Zimmermann, H. (2015). Conclusion and Comparison. In: Comparators in Nanometer CMOS Technology. Springer Series in Advanced Microelectronics, vol 50. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-662-44482-5_8
Download citation
DOI: https://doi.org/10.1007/978-3-662-44482-5_8
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-662-44481-8
Online ISBN: 978-3-662-44482-5
eBook Packages: EngineeringEngineering (R0)