Skip to main content

Test Concepts

  • Chapter
Design of VLSI Circuits

Abstract

With increased complexity, test technology has become a central field in the IC design process. Any efficient IC design system must be backed by well-founded test concepts and strategies, and it must supply the relevant tools.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Literature - Chapter 4

  1. Johansson, M.: The GENESYS-Algorithm for ATPG Without Fault Simulation. IEEE Test Conf., 1983.

    Google Scholar 

  2. Bottorf, P. S.; France, R. E.; Garages, N. H.; Orosz, E. J.: Test Generation for Large Logic Networks. Proc. 14th Design Autom. Conf., New Orleans, 1977.

    Google Scholar 

  3. Bowder, K. R.: A Technique for Automatic Test Generation for Digital Circuits. Proc. IEEE Intercon, 1975.

    Google Scholar 

  4. Lai, K.-W.: Functional Testing of Digital Systems. Ph. D. Thesis, Department of Computer Science, Carnegie-Mellon-University, Pittsburgh 1981.

    Google Scholar 

  5. Sridhar, T.; Mayes, J. P.: A Functional Approach to Testing Bit-Sliced Micro-Processors. IEEE Trans. C-30, 1981.

    Google Scholar 

  6. Bashiera, D.; Courtois, B.: Testing CMOS: A Challenge. VLSI-Design, 1984.

    Google Scholar 

  7. Wadsack, R. L.: Fault Modeling and Logic Simulation of MOS and MOS Integrated Circuits. The Bell System Technical Journal, Vol. 57, 1978.

    Google Scholar 

  8. Eichelberger, E. B.; Williams, T. W.: A Logic Design Structure for LSI Testability. Journal DAFTC, Vol. 2, 1978.

    Google Scholar 

  9. Gerner, M.; Nertinger, H.: Scan Path in CMOS-Semicustom LSI Chips? IEEE Test Conf., 1984.

    Google Scholar 

  10. Ando, H.: Testing VLSI with Random Access Scan. Digest of Papers Compcon 80, 1980.

    Google Scholar 

  11. Funatsu, S.; Wakatsuki, N.; Yamada, A.: Easily Teastable Design of Large Digital Circuits. NEC Research and Development, No. 54, 1979.

    Google Scholar 

  12. Goldstein, L. H.: Controllability/Observability Analysis of Digital Circuits. IEEE Trans-actions on Circuits and Systems, Vol. LAS-26, No. 9, 1979.

    Google Scholar 

  13. Thomas, J. J.: Automated Diagnostic Test Programm for Digital Networks, Computer Design, Vol. 10, No. 8, 1971.

    Google Scholar 

  14. Armstrong, D. B.: On Finding a Nearly Minimal Set of Fault Detection Tests for Combi-natorial Logic Nets. IEEETC, Vol. C-21, 1972.

    Google Scholar 

  15. Roth, J. P.: Diagnosis of Automata Failures: A Calculus and a Method. IBM Journal, Vol. 10, No. 7, 1967.

    Google Scholar 

  16. Szygenda, S. A.; Thompson, E. W.: Modelling and Digital Simulation for Design Verifi-cation and Diagnosis. IEEETC, Vol. C-25, 1976.

    Google Scholar 

  17. Armstrong, D. B.: A Deductive Method for Simulating Faults in Logic Circuits, IEEETC, Vol. C-21, 1972.

    Google Scholar 

  18. Abramovici, M.; Breuer, M. A.; Kumar, K.: Concurrent Fault Simulation of Digital Circuits Described with Gate and Functional Models. Proc. STL,1979.

    Google Scholar 

  19. Fazekas, P.; Feuerbaum, H.-P.; Wolfgang, E.: Scanning Electron Beam Probes VLSI Chips. Electronics, July 14, 1981.

    Google Scholar 

  20. Coshwait, D. L.; Ivey, F. W.: Voltage Contrast, Methods for Semiconductor Device Failure Analysis. SEM, 1974, pp. 935–940.

    Google Scholar 

  21. Short Description SITEST 764: The Computer Controlled Tester for LSI/VLSI Chips. Siemens, München.

    Google Scholar 

  22. Daehn, W.: Deterministische Testmustergenerierung für den eingegebenen Selbsttest von integrierten Schaltungen. NTG Fachberichte Nr. 82/1983, pp. 16–19.

    Google Scholar 

  23. Zuxi Sun, Laung-Terng Wang: Self-Testing of Embedded RAMs. Int. Test Conf. 1984, pp. 148–156.

    Google Scholar 

  24. Frohwerk, R. A.: Signature Analysis: A New Digital Field Service Method. Hewlett Packard Journal, May 1977, pp. 2–8.

    Google Scholar 

  25. Bhavshar, D. K.; Krishnamurthy, B.: Can We Eliminate Fault Escape in Self Testing by Polynamical Division (Signature Analysis). Int. Test Conf. 1984, pp. 134–139.

    Google Scholar 

  26. Koenemann, B.; Mucha, J.; Zwiehoff, G.: Built-in Logic Block-Observation Technique. Digest Int. Test Conf. 1979, pp. 37–41.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 1987 Springer-Verlag Heidelberg

About this chapter

Cite this chapter

Hörbst, E., Müller-Schloer, C., Schwärtzel, H. (1987). Test Concepts. In: Design of VLSI Circuits. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-95525-9_4

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-95525-9_4

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-95527-3

  • Online ISBN: 978-3-642-95525-9

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics