Abstract
A basic idea common to all standard design procedures is, as previously explained, the preparation of reusable, prefabricated and verified circuit components [3.1]. The design expenditure for the layout is saved. And the design engineer can work at a higher abstraction level. Transistors and the technological limitations — described in terms of process technology related design rules — no longer form the design basis; rather it is logic elements such as gates, flipflops and memories. These elements are called cells. That is why standard-design procedures are also called cell-oriented design procedures.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Literature - Chapter 3
Trimberger, S.: Automating Chip Layout. IEEE Spectrum, June 1982.
Breuer, M. A.: A Class of Min-Cut Placement Algorithms, Proc. 14th Design Automation Conf., 1977, pp. 284–290.
Kernighan, B. W.; Schweikert, D. G.; Persky, G.: An Optimum Channel-Routing Algo-rithm for Polycell Layouts of Integrated Circuits, Proc. 10th Design Automation Workshop, 1973, pp. 50–59.
Yoshimura, T.; Kuh, E. S.: Efficient Algorithms for Channel Routing. IEEE Trans, on Computer-Aided Design of Integrated Circuits and Systems, Vol. CAD-1, 1982, pp. 25–35.
Lauther, U.: Channelrouting in a General Cell Environment. Proc. VLSI Conf. 1985, Tokyo.
Williams, J. D.: STICKS - A New Approach to LSI Design. Masters Thesis, Massachusetts Institute of Technology, June 1977.
Williams, J. D.: STICKS - A Graphical Compiler for High-Level LSI Design. National Computer Conference, 1978.
Lopez, A. D.; Law H.-F. S.: A Dense Gate Matrix Layout Method for MOS VLSI. IEEE Journal of Solid-State Circuits, Vol. SC-15, No. 4, Aug. 1980.
Law, H.-F. S.: Gate Matrix: A Practical, Stylized Approach to Symbolic Layout. VLSI Design, Sept. 1983.
Lutz, W.: Softwarezellen für Datenpfadstrukturen. Diplomarbeit Technische Universität München, 1983.
Johnson, S. C.: VLSI Circuit Design Reaches the Level of Architectural Description. Electronics, May 1984, p. 121.
Wallich, P.: On the Horizon: Fast Chips Quickly. IEEE Spectrum, March 1984, pp. 28–34.
Collett, R.: Silicon Compilation: A Revolution in VLSI Design. Digital Design, Aug. 1984, pp. 88–95.
Gajski, D. D.: Silicon compilers and expert systems for VLSI. Proc. 21st Design Automation Conf, 1984, pp. 86–87.
Steinberg, L. I.; Mitchell, T. M.: A knowledge based approach to VLSI CAD. The Redesign System, Proc. 21st Design Automation Conf., 1984, pp. 412–418.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1987 Springer-Verlag Heidelberg
About this chapter
Cite this chapter
Hörbst, E., Müller-Schloer, C., Schwärtzel, H. (1987). Layout Design Methods. In: Design of VLSI Circuits. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-95525-9_3
Download citation
DOI: https://doi.org/10.1007/978-3-642-95525-9_3
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-95527-3
Online ISBN: 978-3-642-95525-9
eBook Packages: Springer Book Archive