Abstract
MPSoCs are becoming complex systems incorporating a large number of compute cores as well as various accelerators and application specific units. To handle the communication in MPSoCs, the Network-on-Chip (NoC) concept has been proposed as a versatile and scalable solution. The cost of the communication subsystem may have a major impact on the overall cost of the SoC; hence the need for careful evaluation of NoC design alternatives. Deflection routing, characterized by router simplicity and minimal resources, is an attractive design alternative but is generally viewed as suitable only for NoC with low and medium traffic. In this paper, we propose prioritization and buffering algorithms which improve deflection routing performance to the point it becomes attractive in heavily loaded NoC as well.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Abad, P., Puente, V., Gregorio, J.A., Prieto, P.: Rotary router: an efficient architecture for cmp interconnection networks. SIGARCH Comput. Archit. News 35, 116–125 (2007)
Bjerregaard, T., Mahadevan, S.: A survey of research and practices of network-on-chip. ACM Comput. Surv. 38 (2006)
Bononi, A., Forghieri, F., Prucnal, P.R.: Analysis of one-buffer deflection routing in ultra-fast optical mesh networks. In: Proc. IEEE INFOCOM 1993, pp. 303–311 (1993)
Dally, W., Towles, B.: Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers Inc., San Francisco (2003)
Hsu, C.-F., Liu, T.-L., Huang, N.-F.: Performance analysis of deflection routing in optical burst-switched networks. In: INFOCOM 2002: Proceedings 21st Annual Joint Conference of the IEEE Computer and Communications Societies, pp. 66–73 (2002)
Hu, J., Marculescu, R.: Energy-aware mapping for tile-based noc architectures under performance constraints. In: Proceedings of the 2003 Asia and South Pacific Design Automation Conference, ASP-DAC 2003, pp. 233–239 (2003)
Jafari, F., Lu, Z., Jantsch, A., Yaghmaee, M.H.: Buffer optimization in network-on-chip through flow regulation. Trans. Comp.-Aided Des. Integ. Cir. Sys. 29, 1973–1986 (2010)
Jiang, N., Michelogiannakis, G., Becker, D., Towles, B., Dally, W.: Booksim interconnection network simulator, https://nocs.stanford.edu/cgi-bin/trac.cgi/wiki/Resources/BookSim
Kim, J.: Low-cost router microarchitecture for on-chip networks. In: Proc. 42nd Annual IEEE/ACM Int’l Symp. on Microarchitecture, MICRO 42, pp. 255–266 (2009)
Kim, J., Kim, H.: Router microarchitecture and scalability of ring topology in on-chip networks. In: Proc. 2nd Int’l Workshop on Network on Chip Architectures, NoCArc 2009, pp. 5–10 (2009)
Lu, Z., Zhong, M., Jantsch, A.: Evaluation of on-chip networks using deflection routing. In: GLSVLSI 2006: Proceedings 16th ACM Great Lakes Symp. on VLSI, pp. 296–301 (2006)
Michelogiannakis, G., Sanchez, D., Dally, W.J., Kozyrakis, C.: Evaluating bufferless flow control for on-chip networks. In: NOCS 2010: Proc. 2010 Fourth Int’l Symp. on Networks-on-Chip, pp. 9–16 (2010)
Moscibroda, T., Mutlu, O.: A case for bufferless routing in on-chip networks. In: ISCA 2009: Proc. 36th Annual Int’l Symp. on Computer Architecture, pp. 196–207 (2009)
Palesi, M., Holsmark, R., Kumar, S., Catania, V.: Application specific routing algorithms for low power NoC design. In: Silvano, C., Lajolo, M., Palermo, G. (eds.) Low Power Networks-on-Chip, pp. 113–150. Springer, Heidelberg (2011)
Pande, P.P., Grecu, C., Jones, M., Ivanov, A., Saleh, R.: Performance evaluation and design trade-offs for network-on-chip interconnect architectures. IEEE Trans. Comput. 54, 1025–1040 (2005)
Radetzki, M., Kohler, A.: An intelligent deflection router for networks-on-chip. In: 2009 Seventh Workshop on Intelligent Solutions in Embedded Systems, pp. 57–62 (June 2009)
Tucker, R.S.: The role of optics and electronics in high-capacity routers. Journal of Lightwave Technology 24(12), 4655–4673 (2006)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2012 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Oxman, G., Weiss, S., Birk, Y.(. (2012). Streamlined Network-on-Chip for Multicore Embedded Architectures. In: Herkersdorf, A., Römer, K., Brinkschulte, U. (eds) Architecture of Computing Systems – ARCS 2012. ARCS 2012. Lecture Notes in Computer Science, vol 7179. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-28293-5_20
Download citation
DOI: https://doi.org/10.1007/978-3-642-28293-5_20
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-28292-8
Online ISBN: 978-3-642-28293-5
eBook Packages: Computer ScienceComputer Science (R0)