Abstract
This chapter describes a reconfigurable computing architecture based on clusters of regular matrices of fine-grain dynamically reconfigurable cells using double-gate carbon nanotube field effect transistors (DG-CNTFET), which exhibit ambivalence (p-type or n-type behaviour depending on the back-gate voltage). Hierarchical function mapping methods suitable for the cluster of matrices structure have been devised, and various benchmark circuits mapped to the architecture. This work shows how circuit and architecture designers can work with emerging technology concepts to examine its suitability for use in computing platforms.
Chapter PDF
Similar content being viewed by others
References
TOP 500 Supercomputing Sites (2009), http://www.top500.org
International Technology Roadmap for Semiconductors (2007), http://public.itrs.net
O’Connor, I., et al.: CNTFET Modeling and Reconfigurable Logic-Circuit design. IEEE Trans. Circuits and Systems 54(11), 2365–2379 (2007)
Chau, R., et al.: Benchmarking Nanotechnology for High-Performance and Low-Power Logic Transistor Applications. IEEE Trans. Nanotechnology 4(2), 153 (2005)
Raychowdhury, A., Roy, K.: Carbon-Nanotube-Based Voltage-Mode Multiple-Valued Logic Design. IEEE Trans. Nanotechnology 4(2), 168–179 (2005)
Sordan, R., Balasubramanian, K., Burghard, M., Kern, K.: Exclusive-OR gate with a single carbon nanotube. Appl. Phys. Lett. 88, 053119 (2006)
Lin, Y., Appenzeller, J., Knoch, J., Avouris, P.: High-Performance Carbon Nanotube Field-Effect Transistor With Tunable Polarities. IEEE Trans. Nanotechnology 4(5) (September 2005)
Moritz, C.A., et al.: Fault-Tolerant Nanoscale Processors on Semiconductor Nanowire Grids. IEEE Trans. CASI 54(11), 2422 (2007)
Ding, L., Tselev, A., Wang, J., et al.: Selective Growth of Well-Aligned Semiconducting Single-Walled Carbon Nanotubes. Nano. Lett. 9(2), 800 (2009)
Akinwande, D., Yasuda, S., Paul, B., Fujita, S., Close, G., Wong, H.S.P.: Monolithic integration of CMOS VLSI and carbon nanotubes for hybrid nanotechnology applications. IEEE Trans. Nanotechnology 7(5), 636 (2008)
Beyhoux, J.-M., Happy, H., Dambrine, G., Derycke, V., Goffman, M., Bourgoin, J.-P.: An 8-GHz ft Carbon Nanotube Field-effect transistor for Gigahertz Range Applications. IEEE Electron Device Letters 27(8), 681–683 (2006)
Adams, G.B., Agrawal, D.P., Siegel, H.J.: A Survey and Comparison of Fault-Tolerant Multistage Interconnection Networks. Computer 20(6), 14–27 (1987)
Kalyanmoy, D.: A Fast Elitist Non-Dominated Sorting Genetic Algorithm for Multi-Objective Optimization: NSGA-II. IEEE Trans. Evol. Comput. 6(3), 149 (2002)
Xilin, X.: Virtex-4 Libraries Guide for Schematic Designs (2009)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 IFIP International Federation for Information Processing
About this paper
Cite this paper
O’Connor, I. et al. (2011). Emerging Technologies and Nanoscale Computing Fabrics. In: Becker, J., Johann, M., Reis, R. (eds) VLSI-SoC: Technologies for Systems Integration. VLSI-SoC 2009. IFIP Advances in Information and Communication Technology, vol 360. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-23120-9_1
Download citation
DOI: https://doi.org/10.1007/978-3-642-23120-9_1
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-23119-3
Online ISBN: 978-3-642-23120-9
eBook Packages: Computer ScienceComputer Science (R0)