Abstract
The static power of DDR PHY has increasingly become the limit of the low-power application of system-on-a-chip (SoC). An optimization of static power based on “behavior” and “state” of DDR PHY static power is proposed, considering the design principle and physical properties. Experimental results show that the proposed optimization strategy can achieve the highest 59.12% reduction in work mode and only 0.723uW power consumption in sleep mode.
This work was sponsored by the National Scientific Foundation of China (Grant No. 61006029) and Jiangsu Scientific Foundation (Grant No. BK2010165).
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Dongwook, L., Sungjoo, Y., Kiyoung, C.: Entry control in network-on-chip for memory power reduction. In: International Symposium on Low Power Electronics and Design (ISLPED), pp. 171–176. ACM/IEEE (2008)
Hai, H., Shin, K.G., Lefurgy, C., Keller, T.: Improving energy efficiency by making DRAM less randomly accessed. In: International Symposium on Low Power Electronics and Design, pp. 393–398 (2005)
Devarapalli, S.V., Zarkesh-Ha, P., Suddarth, S.C.: A robust and low power dual data rate (DDR) flip-flop using c-elements. In: 11th International Symposium on Quality Electronic Design, pp. 147–150 (2010)
Peiyi, Z., McNeely, J., Golconda, P., Bayoumi, M.A., Barcenas, R.A., Weidong, K.: Low-Power Clock Branch Sharing Double-Edge Triggered Flip-Flop. IEEE Transaction on Very Large Scale Integration (VLSI) Systems 15, 338–345 (2007)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Ge, W., Zhao, M., Wu, C., He, J. (2011). The Design and Implementation of DDR PHY Static Low-Power Optimization Strategies. In: Ma, M. (eds) Communication Systems and Information Technology. Lecture Notes in Electrical Engineering, vol 100. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-21762-3_1
Download citation
DOI: https://doi.org/10.1007/978-3-642-21762-3_1
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-21761-6
Online ISBN: 978-3-642-21762-3
eBook Packages: EngineeringEngineering (R0)