Skip to main content

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 5657))

Included in the following conference series:

Abstract

Single instruction multiple data (SIMD) processing is an important technique for achieving high performance in applications with innate data level parallelism such as applications from the Software Defined Radio (SDR) domain. This paper investigates using the LISA 2.0 Language to facilitate the development of scalable SIMD digital signal processors (DSPs). Our work shows that limitations in LISA hinder the development of SIMD data paths; therefore, extensions to LISA that enable to generate a wide SIMD data path from a single scalar processing element have been introduced. Furthermore, generators for SIMD permutation networks with arbitrary SIMD widths have been implemented. The presented solution simplifies the development of scalable SIMD DSPs in LISA considerably.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Becher, R., Dillinger, M., Haardt, M., Mohr, W.: Broadband wireless access and future communication networks. Proc. IEEE 1, 58–75 (2001)

    Article  Google Scholar 

  2. van Berkel, K., Heinle, F., Meuwissen, P.P.E., Moerman, K., Weiss, M.: Vector processing as an enabler for software-defined radio in handheld devices. EURASIP Journal on Applied Signal Processing 16, 2613–2625 (2005)

    Article  Google Scholar 

  3. Lin, Y., Lee, H., Woh, M., Harel, Y., Mahlke, S., Mudge, T., Chakrabarti, C., Flautner, K.: SODA: A Low-power Architecture For Software Radio. In: Proc. 33rd Intl. Symposium on Computer Architecture (ISCA) (2006)

    Google Scholar 

  4. Westermann, P., Beier, G., Ait-Harma, H., Schwoerer, L.: Developing FFTs for SC-FDMA on the Embedded Vector Processor. In: Proceedings of the 13th International OFDM-Workshop (InOWo 2008)(2008)

    Google Scholar 

  5. Woh, M., Lin, Y., Seo, S., Mudge, T., Mahlke, S.: Analyzing the scalability of SIMD for the next generation software defined radio. In: IEEE International Conference on Acoustics, Speech and Signal Processing, ICASSP 2008, March 31–April 4, pp. 5388–5391 (2008)

    Google Scholar 

  6. Pees, S., Hoffmann, A., Zivojnovic, V., Meyr, H.: LISA–machine description language for cycle-accurate models of programmable DSP architectures. In: DAC 1999: Proceedings of the 36th ACM/IEEE conference on Design automation, pp. 933–938. ACM, New York (1999)

    Google Scholar 

  7. CoWare: Processor Designer Reference Manual. Product version v2007.1.1 edn. (March 2008)

    Google Scholar 

  8. Rashid, M., Apvrille, L., Pacalet, R.: Evaluation of ASIPs Design with LISATek. In: Bereković, M., Dimopoulos, N., Wong, S. (eds.) SAMOS 2008. LNCS, vol. 5114, pp. 177–186. Springer, Heidelberg (2008)

    Google Scholar 

  9. von Sydow, T., Blume, H., Kappen, G., Noll, T.G.: ASIP-eFPGA architecture for multioperable GNSS receivers. In: Bereković, M., Dimopoulos, N., Wong, S. (eds.) SAMOS 2008. LNCS, vol. 5114, pp. 136–145. Springer, Heidelberg (2008)

    Chapter  Google Scholar 

  10. Seidel, H., Matus, E., Cichon, G., Robelly, J.P., Bronzel, M., Fettweis, G.: Generated DSP Cores for Implementation of an OFDM Communication System. In: Pimentel, A.D., Vassiliadis, S. (eds.) SAMOS 2004. LNCS, vol. 3133, pp. 353–362. Springer, Heidelberg (2004)

    Chapter  Google Scholar 

  11. Seindal, R., Pinard, F., Vaughan, G.V., Blake, E.: GNU M4, version 1.4.12 - A powerful macro processor. 1.4.12 edn. (September 2008)

    Google Scholar 

  12. Raghavan, P., Munaga, S., Ramos, E.R., Lambrechts, A., Jayapala, M., Catthoor, F., Verkest, D.: A Customized Cross-Bar for Data-Shuffling in Domain-Specific SIMD Processors. In: Lukowicz, P., Thiele, L., Tröster, G. (eds.) ARCS 2007. LNCS, vol. 4415, pp. 57–68. Springer, Heidelberg (2007)

    Chapter  Google Scholar 

  13. Parker, D.S.: Notes on Shuffle/Exchange-Type Switching Networks. IEEE Trans. Comput. 29(3), 213–222 (1980)

    Article  MathSciNet  MATH  Google Scholar 

  14. Siegel, H.J.: Interconnection Networks for SIMD Machines. Computer, Special Issue on Circuit Switching 12(6), 57–69 (1979)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2009 IFIP International Federation for Information Processing

About this paper

Cite this paper

Westermann, P., Schröder, H. (2009). Modeling Scalable SIMD DSPs in LISA. In: Bertels, K., Dimopoulos, N., Silvano, C., Wong, S. (eds) Embedded Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2009. Lecture Notes in Computer Science, vol 5657. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-03138-0_17

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-03138-0_17

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-03137-3

  • Online ISBN: 978-3-642-03138-0

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics