Abstract
Execution time for realtime processes running on multiprocessor system-on-chip platform varies due to the contention on the bus. Considering the worst case execution cycles necessitates over-clocking the system to meet the realtime deadlines, which has a negative impact on the system power requirements. For periodic applications coscheduled on multiprocessor with shared bus, the cycles needed by a memory transaction fluctuate based on the execution overlap between processes’ activities on bus. In this work, we show the effect on execution cycles of different scheduling overlap of processes. Experiments’ results demonstrate that the execution cycles, and therefore the clock frequency, can be lowered by up to 24% on a 4 processor MPSoC. As the power consumption varies cubically with frequency, this reduction can lead to a significant power saving. Instead of exhaustively simulating all configurations to search for optimal scheduling overlap, we devise a scheme to predict the effect of scheduling. We propose the use of shift-variance of bus traffic profile of applications running individually on the system to predict the effect when scheduling these applications simultaneously. We show that the devised predictor of scheduling effect highly correlates to the behavior observed through simulations.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Gruian, F.: System-Level Design Methods for Low-Energy Architectures Containing Variable Voltage Processors. In: Falsafi, B., VijayKumar, T.N. (eds.) PACS 2000. LNCS, vol. 2008, pp. 1–12. Springer, Heidelberg (2001)
Shin, Y., Choi, K., Sakurai, T.: Power Optimization of Real-time Embedded Systems on Variable Speed Processors. In: The 2000 IEEE/ACM Int’l. Conf. on Computer-Aided Design (ICCAD 2000), pp. 365–368 (2000)
Weiser, M., Welch, B., Demers, A., Shenker, S.: Scheduling for Reduced CPU Energy. In: The First USENIX Symp. on Operating Systems Design and Implementation (OSDI 1994), pp. 13–23 (1994)
Nguyen, T.D., Vaswani, R., Zahorjan, J.: Using Runtime Measured Workload Characteristics in Parallel Processor Scheduling. In: Workshop on Job Scheduling Strategies for Parallel Processing (IPPS 1996), pp. 93–104 (1996)
Snavely, A., Tullsen, D.M.: Symbiotic Jobscheduling for a Simultaneous Multithreaded Processor. In: The 9th Int’l. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS-IX), pp. 234–244 (2000)
Rotenberg, E.: Using Variable-MHz Microprocessors to Efficiently Handle Uncertainty in Real-time Systems. In: The 34th annual ACM/IEEE Int’l. Symp. on Microarchitecture (MICRO 34), pp. 28–39 (2001)
Seth, K., Anantaraman, A., Mueller, F., Rotenberg, E.: FAST: Frequency-Aware Static Timing Analysis. In: The 24th IEEE Real-Time Systems Symp. (RTSS 2003), pp. 40–51 (2003)
Zhu, D., Melhem, R., Childers, B.R.: Scheduling with Dynamic Voltage/Speed Adjustment Using Slack Reclamation in Multiprocessor Real-Time Systems. IEEE Trans. on Parallel and Distributed Systems 14(7), 686–700 (2003)
Butts, J.A., Sohi, G.S.: A Static Power Model for Architects, pp. 191–201 (2000)
Brandolese, C., Salice, F., Fornaciari, W., Sciuto, D.: Static Power Modeling of 32-bit Microprocessors. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems 21(11), 1306–1316 (2002)
Guthaus, M.R., Ringenberg, J.S., Ernst, D., Austin, T.M., Mudge, T., Brown, R.B.: MiBench: A Free, Commercially Representative Embedded Benchmark Suite. In: The IEEE 4th Annual Workshop on Workload Characterization (2001)
Benini, L., Bertozzi, D., Bogliolo, A., Menichelli, F., Olivieri, M.: MPARM: Exploring the Multi-Processor SoC Design Space with SystemC. Journal of VLSI Signal Processing 41, 169–182 (2005)
Dales, M.: SWARM – Software ARM, http://www.cl.cam.ac.uk/mwd24/phd/swarm.html
ARM, AMBA Bus, http://www.arm.com/products/solutions/AMBA_Spec.html
Sherwood, T., Perelman, E., Calder, B.: Basic Block Distribution Analysis to Find Periodic Behavior and Simulation Points in Applications. In: Int’l. Conf. on Parallel Architectures and Compilation Techniques (2001)
Small, M., Judd, K.: Detecting Periodicity in Experimental Data Using Linear Modeling Techniques. Physical Review E 59(2), 1379–1385 (1999)
Sherwood, T., Perelman, E., Hamerly, G., Calder, B.: Automatically Characterizing Large Scale Program Behavior. In: The 10th Int’l. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS-X), pp. 45–57 (2002)
Beckmann, C.J., Polychronopoulos, C.D.: Fast Barrier Synchronization Hardware. In: The 1990 ACM/IEEE conference on Supercomputing (Supercomputing 1990), pp. 180–189 (1990)
Sivaram, R., Stunkel, C.B., Panda, D.K.: A Reliable Hardware Barrier Synchronization Scheme. In: The 11th Int’l. Symp. on Parallel Processing (IPPS 1997), pp. 274–280 (1997)
Shanmugan, K.S., Breipohl, A.M.: Random Signals: Detection, Estimation and Data Analysis. Wiley, Chichester (1988)
Williams, F., Monge, P.: Reasoning with statistics: How to read quantitative research, 5th edn. Harcourt College Publishers, London (2001)
Lee, Y.H., Krishna, C.M.: Voltage-Clock Scaling for Low Energy Consumption in Fixed-Priority Real-Time Systems. Real-Time Systems 24(3), 303–317 (2003)
Krishna, C.M., Lee, Y.H.: Voltage-clock-scaling adaptive scheduling techniques for low power in hard real-time systems. IEEE Trans. on Computers 52(12), 1586–1593 (2003)
Nicoud, J.D., Skala, K.: REYSM, a High Performance, Low Power Multi-processor Bus. In: The 13th Int’l. Symp. on Computer Architecture, pp. 169–174 (1986)
Lahiri, K., Dey, S., Raghunathan, A.: Communication Architecture Based Power Management for Battery Efficient System Design. In: The 39th Conf. on Design Automation (DAC 2002), pp. 691–696 (2002)
Anantaraman, A., Seth, K., Patil, K., Rotenberg, E., Mueller, F.: Virtual Simple Architecture (VISA): Exceeding the Complexity Limit in Safe Real-time Systems. In: The 30th annual int’l. Symp. on Computer Architecture (ISCA 2003), pp. 350–361 (2003)
Yang, P., Wong, C., Marchal, P., Catthoor, F., Desmet, D., Verkest, D., Lauwereins, R.: Energy-Aware Runtime Scheduling for Embedded-Multiprocessor SOCs. IEEE Design and Test of Computers 18(5), 46–58 (2001)
Hua, S., Qu, G.: Power Minimization Techniques on Distributed Real-time Systems by Global and Local Slack Management. In: The 2005 Conf. on Asia South Pacific Design Automation (ASP-DAC 2005), pp. 830–835 (2005)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 Springer-Verlag Berlin Heidelberg
About this chapter
Cite this chapter
Ibrahim, K.Z., Niar, S. (2009). Power-Aware Bus Coscheduling for Periodic Realtime Applications Running on Multiprocessor SoC. In: Stenström, P. (eds) Transactions on High-Performance Embedded Architectures and Compilers II. Lecture Notes in Computer Science, vol 5470. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-00904-4_15
Download citation
DOI: https://doi.org/10.1007/978-3-642-00904-4_15
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-00903-7
Online ISBN: 978-3-642-00904-4
eBook Packages: Computer ScienceComputer Science (R0)