Abstract
By run-time characteristic analysis of parallel workloads, we found that a majority of shared data accesses of parallel workload has temporal locality. Based on this characteristic, we present a sharing relation cache (SRC for short) based CMP architecture, saving recently used sharing relations to provide destination set information for following cache-to-cache miss requests. Token-SRC protocol integrates SRC into token protocol,reducing network traffic of token protocol.Simulations using SPLASH-2 benchmarks show that, a 16-core CMP system with token-SRC achieved average 15% network traffic reduction of that with token protocol.
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
Hammond, L., Nayfeh, B., Olukotun, K.: A single-chip multiprocessor. IEEE Computer 30, 79–85 (1997)
Olukotun, K., Nayfeh, B., Hammond, L., Wilson, K., Chung, K.: The case for a single-chip multiprocessor. In: Int’l conf. Architectural Suppport for Programming Language and Operating System, pp. 2–11 (1996)
Hammond, L., Hubbert, B., Siu, M., Prabhu, M., Chen, M., Olukotun, K.: The Stanford Hydra. IEEE Micro, 71–84 (1996)
Goodman, J.: Using Cache Memory to Reduce Processor-Memory Traffic. In: Int’l Symp. on Computer Architecture, pp. 124–131 (1983)
Katz, R., Eggers, S., Wood, D., Perkins, C., Sheldon, R.: Implementing a Cache Consistency Protocol. In: 12th Int’l Symp. on Comp. Arch., pp. 276–283 (1985)
Tang, C.: Cache Design in the Tightly Coupled Multiprocessor System. In: AFIPS National Computer Conference, pp. 749–753 (1976)
Censier, M., Feautier, P.: A New Solution to Coherence Problems in Multicache Systems. IEEE Trans. on Computers 12, 1112–1118 (1978)
Martin, M., Hill, M., Wood, D.: Token Coherence: Decoupling Performance and Correctness. In: Int’l Symp. on Computer Architecture, pp. 182–193 (2003)
Marty, M., Bingham, J., Hill, M., Hu, A., Martin, M., Wood, D.: Improving Multiple-CMP Systems Using Token Coherence. In: Int’l Symp. on High-Perf.Computer Architecture, pp. 328–339 (2005)
Wang, H., Wang, D., Li, P.: SRC-based Cache Coherence Protocol in Chip Multiprocessor. In: Japan-China Joint Workshop on Frontier of Computer Science and Technology, pp. 60–67 (2006)
Martin, M., Harper, P., Sorin, D., Hill, M., Wood, D.: Using Destination-Set Prediction to Improve the Latency/Bandwidth Tradeoff in Shared-Memory Multiprocessors. In: Int’l Symp. onComputer Architecture, pp. 206–217 (2003)
Martin, M., Sorin, D., Beckmann, B., Marty, M., Xu, M., Alameldeen, A., Moore, K., Hill, M., Wood, D.: Multifacet’s General Execution-driven Multiprocessor Simulator (GEMS) Toolset. Computer Architecture News (2005)
Magnusson, P., Christensson, M., Eskilsson, J., Forsgren, D., Hallberg, G., Hogberg, J., Larsson, F., Moestedt, A., Werner, B.: Simics: A full system simulation platform. IEEE Computer 35, 50–58 (2002)
Woo, S., Ohara, M., Torrie, E., Singh, J., Gupta, A.: The SPLASH-2 Programs: Characterization and Methodological Considerations. In: Int’l Symp. on Computer Architecture, pp. 24–36 (1995)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2007 IFIP International Federation for Information Processing
About this paper
Cite this paper
Wang, H., Wang, D., Li, P., Wang, J., Fu, X. (2007). Exploit Temporal Locality of Shared Data in SRC Enabled CMP. In: Li, K., Jesshope, C., Jin, H., Gaudiot, JL. (eds) Network and Parallel Computing. NPC 2007. Lecture Notes in Computer Science, vol 4672. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-74784-0_39
Download citation
DOI: https://doi.org/10.1007/978-3-540-74784-0_39
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-74783-3
Online ISBN: 978-3-540-74784-0
eBook Packages: Computer ScienceComputer Science (R0)