Abstract
The paper addresses the problem of mapping an application specified as a task graph on a heterogeneous architecture which contains a software processor, a dynamically reconfigurable hardware coprocessor and memory elements. The problem comprises of three sub-problems: partitioning of tasks between hardware and software, assigning tasks mapped on hardware to different temporal segments and scheduling task execution, reconfiguration of hardware, inter-processor and intra-processor communication. We present a heuristic based technique for solving the problem. The effectiveness of the technique is demonstrated by a case study of the JPEG image compression algorithm and experimentation with synthetic graphs.
This work was partially supported by the ARPA RASSP program and US-AF, Wright Lab, under contract numbers F33615-93-C-1316 and F33615-97-C-1043 respectively.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Trimberger, S., Carberry, D., Johnson, A., Wong, J.: A Time-Multiplexed FPGA. In: Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines, Napa Valley, CA (1997)
Chatha, K.S., Vemuri, R.: An Iterative Algorithm for Partitioning and Scheduling of Area Constrained HW-SW systems. In: Proceedings of 10th IEEE International Workshop on Rapid System Prototyping, Clearwater, Florida, USA (June 1999)
Gupta, R., Micheli, G.D.: Hardware-software cosynthesis for digital systems. IEEE Design and Test of Computers 10(3), 29–41 (1993)
Ernst, R., Henkel, J., Benner, T.: Hardware-software cosynthesis for microcontrollers. IEEE Design and Test of Computers, 64–75 (1994)
Chatha, K.S., Vemuri, R.: Partitioning and Pipelined Scheduling of mixed HWSW systems. In: Proceedings of 11th International Symposium on System Synthesis, Hsinchu, Taiwan (December 1998)
Kalavade, A., Lee, E.A.: The Extended Partitioning Problem: Hardware/Software Mapping, Scheduling and Implementation-Bin Selection. Journal of Design Automation for Embedded Systems 2(2), 125–163 (1997)
Bakshi, S., Gajski, D.D.: A Scheduling and Pipelining Algorithm for Hardware/Software Systems. In: Proceedings of 10th International Symposium on System Synthesis, Antwerp, Belgium (September 1997)
Gokhale, M., Marks, A.: Automatic Synthesis of Parallel Programs Targeted to Dynamically Reconfigurable Logic Arrays. In: Proceedings of 5th International Workshop on Field-Programmable Logic and Applications. Springer, Heidelberg (1995)
Vasilko, M., Ait-Boudaoud, D.: Scheduling for Dynamically Reconfigurable FPGAs. In: Proceedings of International Workshop on Logic and Architecture Synthesis, IFIP TC10 WG10.5, Grenoble, France (December 1995)
Gajjala Purna, K.M., Bhatia, D.: Temporal partitioning and scheduling for reconfigurable computing. In: Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines (1998)
Kaul, M., Vemuri, R.: Temporal Partitioning Combined with Design Space Exploration for Latency Minimization of Run-Time Reconfigured Designs. In: Proceedings of Design, Automation and Test in Europe Conference, Munich, Germany (March 1999)
Maestre, R., Kurdahi, F.J., Bagerzadeh, N., Singh, H., Hermida, R., Fernandez, M.: Kernel Scheduling in Reconfigurable Computing. In: Proceedings of Design, Automation and Test in Europe Conference, Munich, Germany (March 1999)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1999 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Chatha, K.S., Vemuri, R. (1999). Hardware-Software Codesign for Dynamically Reconfigurable Architectures. In: Lysaght, P., Irvine, J., Hartenstein, R. (eds) Field Programmable Logic and Applications. FPL 1999. Lecture Notes in Computer Science, vol 1673. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-48302-1_18
Download citation
DOI: https://doi.org/10.1007/978-3-540-48302-1_18
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-66457-4
Online ISBN: 978-3-540-48302-1
eBook Packages: Springer Book Archive