Skip to main content
SpringerLink
Log in

Softwaresynthese

  • Chapter
Digitale Hardware/Software-Systeme

Part of the book series: eXamen.press ((EXAMEN))

  • 3690 Accesses

Auszug

In diesem Kapitel werden die Hauptaufgaben der Softwaresynthese vorgestellt. Auf der in Abb. 7.1 dargestellten Blockebene bezeichnet man den Vorgang der Softwaresynthese i. Allg. als Übersetzung (engl. compilation). Die Eingabespezifikation liegt meist in Form eines Programms in einer Quellsprache (z. B. in C, C++), das Resultat der Synthese ist ein neues Programm in einer Zielsprache (z. B. Assemblercode eines Zielprozessors).

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 44.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

7.13 Literaturhinweise und Zusammenfassung

  1. Aho, A. V., M. Ganapathi und S. W. Tjiang: Code Generation Using Tree Matching and Dynamic Programming. ACM Trans. Prog. Lang. and Systems, 11(4):491–516, Oktober 1989.

    Article  Google Scholar 

  2. Aho, A. V. und S. C. Johnson: Optimal Code Generation for Expression Trees. Journal of the ACM, 23(3):488–501, Juli 1976.

    Article  MATH  MathSciNet  Google Scholar 

  3. Aho, A. V., S. C. Johnson und J. D. Ullman: Code Generation for Expressions with Common Subexpressions. Journal of the ACM, 24(1):146–160, Januar 1977.

    Article  MATH  MathSciNet  Google Scholar 

  4. Aho, A. V., R. Sethi und J. D. Ullman: Principles of Compiler Design. Addison-Wesley, Reading, MA, 2006. 2. Auflage.

    Google Scholar 

  5. Briggs, P., K. D. Cooper und L. Torczon: Rematerilization. In: Proc. ACM SIGPLAN Conf. Prog. Lang. Design and Implement., Seiten 311–321, 1992.

    Google Scholar 

  6. Chaitin, G. J.: Register Allocation and Spilling via Graph Coloring. In: Proc. ACM SIGPLAN’82 Conf. Prog. Lang. Design and Implement., Seiten 98–105, 1982.

    Google Scholar 

  7. Davidson, S., D. Landskov, B. D. Shriver und P. W. Mallett: Some Experiments in Local Microcode Compaction for Horizontal Machines. IEEE Trans. on Computers, C-30(7):460–477, 1981.

    Google Scholar 

  8. Ellis, J. R.: BULLDOG-A compiler for VLIW architectures. MIT Press, Cambridge, MA, 1986.

    Google Scholar 

  9. Fauth, A.: Beyond Tool-Specific Machine Description Languages. In: Marwedel, P. und G. Goossens (Herausgeber): Code Generation for Embedded Processors, Seiten 138–152. Kluwer Academic Publishers, Boston, MA, 1995.

    Google Scholar 

  10. Fauth, A., J. VanPraet und M. Freericks: Describing Instruction Set Processors Using nML. In: Proc. Europ. Design and Test Conf., Seiten 503–507, Paris (France), März 1995.

    Google Scholar 

  11. Fischer, D., U. Kastens, J. Teich, M. Thies und R. Weper: Design Space Characterization for Architecture/Compiler Co-Exploration. In: ACM SIG Proc. International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES 2001), Seiten 108–115, Atlanta, Georgia, U.S.A., November 2001.

    Google Scholar 

  12. Fischer, D., J. Teich, M. Thies und R. Weper: BUILDABONG: A Framework for Architecture/Compiler Co-Exploration for ASIPs. Journal for Circuits, Systems, and Computers, Special Issue: Application Specific Hardware Design, Seiten 353–375, 2003. World Publishing Company.

    Google Scholar 

  13. Fisher, J.: Trace Scheduling: A Technique for Global Microcode Compaction. IEEE Trans. on Computers, C-30(7):478–490, Juli 1981.

    Google Scholar 

  14. Fraser, C. und D. Hanson: A Retargetable C Compiler: Design and Implementation. Addison-Wesley, Reading, MA, U.S.A., 1995.

    MATH  Google Scholar 

  15. Fraser, C.W. und R. R. Henry: BURG-Fast Optimal Instruction Selection and Tree Parsing. ACM SIGPLAN Notices, 27(4):68–76, April 1992.

    Article  Google Scholar 

  16. Free Software Foundation: GNU GCC Compiler. http://gcc.gnu.org.

    Google Scholar 

  17. Goodman, J. R. und W. Hsu: Code Scheduling and Register Allocation in Large Basic Blocks. In: Proc. Int. Conf. Supercomputing, Seiten 442–452, St. Malo, France, Juli 1988.

    Google Scholar 

  18. Goossens, G., P. G. Paulin, J. Van Praet, D. Lanneer, W. Geurts, A. Kifli und C. Liem: Embedded Software in Real-Time Signal Processing Systems: Design Technologies. Proc. of the IEEE (special issue on hardware/software co-design), 85(3):436–452, 1997.

    Article  Google Scholar 

  19. Goossens, G., J. Rabaey, J. Vandewalle und H. Deman: An Efficient Microcode Compiler for Application Specific DSP Processors. IEEE Trans. on CAD, 9(9):925–937, September 1990.

    Google Scholar 

  20. Halambi, A., P. Grun, V. Ganesh, A. Khare, N. Dutt und A. Nicolau: EXPRESSION: A Language for Architecture Exploration through Compiler/Simulator Retargetability. In: Proc. DATE, Seiten 485–490, 1999.

    Google Scholar 

  21. Hendren, L. J., G. R. Gao, E. R. Altman und C. Mukerji: A Register Allocation Framework Based on Hierarchical Cyclic Interval Graphs. In: Proc. ACM Int. Conf. on Compiler Construction, Seiten 176–191, Paderborn, Germany, 1992.

    Google Scholar 

  22. Hildebrand, D.: An Architectural Overview of QNX. In: Proc. of the Workshop on Micro-kernels and Other Kernel Architectures, Seiten 113–126, Berkeley, CA, U.S.A., 1992. USENIX Association.

    Google Scholar 

  23. Keutzer, K. und W. Wolf: Anatomy of a Hardware Compiler. In: Proc. ACM SIGPLAN Conf. Prog. Lang. Design and Implement., Seiten 95–104, Atlanta, GA, U.S.A., 1988.

    Google Scholar 

  24. Labrosse, J. J.: MicroC/OS-II-The Real-Time Kernel. CMB Books, San Francisco, CA, 2002.

    Google Scholar 

  25. Lam, M.: Software Pipelining: An Effective Scheduling Technique for VLIW Machines. In: Proc. of the SIGPLAN’88 Conference on Programming Language Design and Implementation, Seiten 318–328. ACM, 1988.

    Google Scholar 

  26. Leupers, R.: Retargetable Code Generation for Digital Signal Processors. Kluwer Academic Publishers, Boston, MA, 1997.

    MATH  Google Scholar 

  27. Leupers, R.: Code Optimization Techniques for Embedded Processors — Methods, Algorithms, and Tools. Kluwer Academic Publishers, Boston, MA, 2000.

    MATH  Google Scholar 

  28. Liem, C.: Retargetable Compilers for Embedded Core Processors. Kluwer Academic Publishers, Boston, MA, 1997.

    Google Scholar 

  29. Liem, C., T. May und P. Paulin: Instruction-Set Matching and Selection for DSP and ASIP Code Generation. In: Proc. Europ. Design and Test Conf., Seiten 31–37, Paris, France, Februar 1994.

    Google Scholar 

  30. Marwedel, P.: MSSV: Tree-Based Mapping of Algorithms to Predefined Structures. In: Proc. IEEE/ACM Int. Conf. Comp.-Aided Design, Seiten 586–593, Santa Clara (Calif., U.S.A.), November 1993.

    Google Scholar 

  31. Moon, S. und K. Ebcioglu: An Efficient Resource Constrained Global Scheduling Technique for Superscalar and VLIW Processors. In: Proc. 25th Annual Int. Symp. Microarchitecture, Seiten 55–71, Portland (Oregon, U.S.A.), Dezember 1992.

    Google Scholar 

  32. Nicolau, A. und R. Potasman: Incremental Tree Height Reduction for High Level Synthesis. In: Proc. 28th ACM/IEEE Design Automation Conf., Seiten 770–774, San Francisco (Calif., U.S.A.), Juni 1991.

    Google Scholar 

  33. Nicolau, A., R. Potasman und W. Wang: Register Allocation, Renaming and Their Impact on Parallelism. In: Proc. 4th Int. Workshop on Lang. and Compilers for Paral. Proc., Seiten 218–235, Santa Clara, CA, 1991.

    Google Scholar 

  34. Novack, S., A. Nicolau und N. Dutt: A Unified Code Generation Approach Using Mutation Scheduling. Technischer Bericht, No. UCI-ICS-94-35, Dept. of Inform. and Comp. Sci., UC Irvine, (Calif., U.S.A.), 1994.

    Google Scholar 

  35. Paulin, P. G., C. Liem, T. C. May und S. Suturwala: CodeSyn: A Retargetable Code Synthesis System. In: Proc. 7th ACM/IEEE Int. Symp. on High-Level Synthesis, Seite 94, Niagara-on-the-Lake (Ont., Canada), Mai 1994.

    Google Scholar 

  36. Praet, J. Van, G. Goossens, D. Lanneer und H. De Man: Instruction Set Definition and Instruction Selection for ASIPs. In: Proc. of the 7th International Symposium on High-Level Synthesis, Seiten 11–16, Niagara-on-the-Lake (Ontario, Canada), Mai 1994.

    Google Scholar 

  37. Ready, J. F.: VRTX: A Real-Time Operating System for Embedded Microprocessor Applications. IEEE Micro, 6(4):8–17, 1986.

    Article  Google Scholar 

  38. http://www.trimaran.org.

    Google Scholar 

  39. Vegdahl, S. R.: Phase Coupling and Constant Generation in an Optimizing Microcode Compiler. In: Proc. 15th Workshop on Microprogramming, Seiten 125–133, Palo Alto, CA, 1982.

    Google Scholar 

  40. Wilson, T., G. Grewal, B. Halley und D. Banerji: An Integrated Approach to Retargetable Code Generation. In: Proc. of the 7th International Symposium on High-Level Synthesis, Seiten 70–75, Niagara-on-the-Lake (Ontario, Canada), Mai 1994.

    Google Scholar 

  41. Wind River Systems: VxWorks Programmer’s Guide. http://www.windriver.com.

    Google Scholar 

  42. Zivojnovic, V., S. Pees und H. Meyr: LISA-Machine Description Language and Generic Machine Model for HW/SW Co-Design. In: Proc. IEEE Workshop on VLSI Signal Processing, Seiten 127–136, San Francisco, CA, 1996.

    Google Scholar 

Download references

Rights and permissions

Reprints and permissions

Copyright information

© 2007 Springer-Verlag Berlin Heidelberg

About this chapter

Cite this chapter

(2007). Softwaresynthese. In: Digitale Hardware/Software-Systeme. eXamen.press. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-46824-0_7

Download citation

Publish with us

Policies and ethics

Search

Navigation