Abstract
Recently, the appearance of very large (3 – 10M gate) FPGAs with embedded arithmetic units has opened the door to the possibility of floating point computation on these devices. While previous researchers have described peak performance or kernel matrix operations, there is as yet relatively little experience with mapping an application-specific floating point loop onto FPGAs. In this work, we port a supercomputer application benchmark onto Xilinx Virtex II and Virtex II Pro FPGAs and compare performance with three Pentium IV Xeon microprocessors. Our results show that this application-specific pipeline, with 12 multiply, 10 add/subtract, one divide, and two compare modules of single precision floating point data type, shows speed up of 10.37×. We analyze the trade-offs between hardware and software to characterize the algorithms that will perform well on current and future FPGA architectures.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Underwood, K.: FPGAs vs. CPUs: Trends in peak floating-point performance. In: ACM/SIGDA Twelfth ACM International Symposium on Field-Programmable Gate Arrays, FPGA 2004 (2004)
Seventh Annual Workshop on High Performance Embedded Computing (HPEC 2003), Area and Power Performance Analysis of Floating-point based Application on FPGAs (Lexington, MA) (September 2003)
Choi, S., Prasanna, V.: Time and energy efficient matrix factorization using fpgas. In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol. 2778, Springer, Heidelberg (2003)
Top 500, Top 500 supercomputer sites (2004), http://www.top500.org
Burns, P.J., Pryor, D.V.: Vector and parallel monte carlo radiative heat transfer simulation. Numerical Heat Transfer 16 (1989)
Shirazi, N., Walters, A., Athanas, P.: Quantitative analysis of floating point arithmetic of FPGA based custom computing machines. In: IEEE Symposium on Field-Programmable Custom Computing Machines, Napa, CA, pp. 155–162. IEEE Computer Society Press, Los Alamitos (1995)
Ligon III, W.B., McMillan, S., Monn, G., Schoonover, K., Stivers, F., Underwood, K.D.: A re-evaluation of the practicality of floating-point operations on fpgas. In: IEEE Symposium on Field-Programmable Custom Computing Machines, Napa, CA, April 1998, pp. 206–215. IEEE Computer Society Press, Los Alamitos (1998)
Belanovic, P., Leeser, M.: A library of parameterized floating-point modules and their use. In: Glesner, M., Zipf, P., Renovell, M. (eds.) FPL 2002. LNCS, vol. 2438, pp. 657–666. Springer, Heidelberg (2002)
Nichols, K.R., Moussa, M.A., Areibi, S.M.: Feasibility of floating-point arithmetic in FPGA based artificial neural networks. In: CAINE 2002 (November 2002)
Roesler, E., Nelson, B.: Novel optimizations for hardware floating-point units. In: Glesner, M., Zipf, P., Renovell, M. (eds.) FPL 2002. LNCS, vol. 2438, pp. 637–646. Springer, Heidelberg (2002)
QinetiQ Holdings Ltd., Real time systems lab. (2002), http://www.quixilica.com/products.htm
Nallatech, Floating point IP cores for virtex-II (2003), http://www.nallatech.com/solutions/products/software_fpga_ip/fpga_ip/fpc/
Detrey, J., de Dinechin, F.: FPLibrary, a VHDL library of parametrisable floating-point and LNS operators for FPGA (2004), http://perso.enslyon.fr/jeremie.detrey/FPLibrary/
Minnich, R., Pryor, D.V.: A radiative heat transfer simulation on a SPARCStation farm. In: First International Symposium on High Performance Distributed Computing, HPDC 1992 (1992)
Gokhale, M.B., Stone, J.M., Arnold, J., Kalinowski, M.: Stream-oriented fpga computing in the streams-c high level language. In: Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, Napa, CA (2000)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Gokhale, M., Frigo, J., Ahrens, C., Tripp, J.L., Minnich, R. (2004). Monte Carlo Radiative Heat Transfer Simulation on a Reconfigurable Computer. In: Becker, J., Platzner, M., Vernalde, S. (eds) Field Programmable Logic and Application. FPL 2004. Lecture Notes in Computer Science, vol 3203. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30117-2_12
Download citation
DOI: https://doi.org/10.1007/978-3-540-30117-2_12
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-22989-6
Online ISBN: 978-3-540-30117-2
eBook Packages: Springer Book Archive