Skip to main content

Roadmap for On-Board Processing and Data Handling Systems in Space

  • Chapter
  • First Online:
Dependable Multicore Architectures at Nanoscale

Abstract

The domain of space avionic systems is changing extremely rapidly, compared to other technical domains in space-faring industry, under the pressure of an intense competition, the continuous emergence of new markets and players, the need for cost reduction, as well as an increased obsolescence rate of components and processes. This rapidly changing landscape is as well opening a large amount of opportunities for the space avionic systems: the new high-performance processors architectures and silicon processes, which offer the possibility to integrate different functions until now implemented on several boards either in a single chip (SoC), or in application-specific standard products (ASSP) or in new large FPGAs are allowing multi-fold gains in performances and miniaturization for electronic systems. Another example are digital sensor buses, already heavily used in automotive and embedded applications and now also introduced in space systems to tackle mass, power reduction, increase of accuracy and increase of testability. Reliability and availability constraints remain the main driving requirements for established space hardware manufacturers. Most of the connected world infrastructure, as well as critical services in commercial and governmental domains are still highly dependent from space assets, and avionics-related failures may account for a large part of the system’s downtime. In this context, the emergence of space systems based on only Commercial-Off-The-Shelf (COTS) (like Cubesats) is not necessarily helping, since in order to cut costs the rigorous test and quality assurance processes applied to bigger satellite are waived underestimating how unforgiving space environment can be for electronics.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Notes

  1. 1.

    Nicknamed after Luc Besson’s famous killer.

  2. 2.

    1991/1992 based on the copyright notice in The SPARC Architecture Manual: Version 8, the base ISA was released in 1987.

  3. 3.

    And later founder of Gaisler Research [4], that made LEON architecture and ancillary IP cores available to worldwide space industry.

  4. 4.

    http://en.wikipedia.org/wiki/Microcontroller.

  5. 5.

    http://en.wikipedia.org/wiki/Soft_microprocessor.

References

Material for this chapter has been re-edited and adapted for public use from several internal European Space Agency’s reports and documents. For any detailed references on ESA’s programs please consult ESA’s website at http://www.esa.int.

  1. ESA dedicated support for development of mega-constellations, https://artes.esa.int/news/esa-announces-dedicated-support-development-megaconstellations

  2. M. Fabiano, G. Furano, NAND flash storage technology for mission-critical space applications. IEEE Aerosp. Electron. Syst. Mag. 28(9), 30–36 (2013)

    Article  Google Scholar 

  3. Space avionics open interface architecture initiative, http://savoir.estec.esa.int/

  4. Cobham Gaisler is the main providers for IP cores and tools for LEON SPARC architecture, http://www.gaisler.com

  5. The Lexra Story by former employee Jonah Probell, http://probell.com/lexra/

  6. G. Furano, J. Ilstadt, R. Jansen, G. Magistrati, K. Marinis, D. Merodio, M. Rovatti, in support of a FPGA criticality defined validation, with particular focus on radiation effects, vol 720 (ESA Special Publication, 2013), p. 25

    Google Scholar 

  7. The first-ever Rad Tolerant megaAVR, http://blog.atmel.com/2015/10/21/the-first-ever-rad-tolerant-megaavr-is-out-of-this-world/

  8. SCOC3: a space computer on a chip. Design, Automation & Test in Europe Conference & Exhibition (DATE), 2010, pp. 1345–1348

    Google Scholar 

  9. Spacecraft Controller On a Chip (SCOC3), FINAL REPORT (2013), http://microelectronics.esa.int/finalreport/SCOC3-ExecutiveSummary-I01R00.pdf

  10. Compendium of space debris mitigation standards adopted by States and international organizations, http://www.unoosa.org/oosa/en/ourwork/topics/space-debris/compendium.html

  11. CubeSat Database, https://sites.google.com/a/slu.edu/swartwout/home/cubesat-database

  12. M.A. Swartwout, CubeSats and mission success: a look at the numbers, presented at the 2016 CubeSat Developers Workshop, San Luis Obispo, April 2016

    Google Scholar 

  13. M.A. Swartwout, CubeSats: toys, tools or debris cloud?, invited talk at the 2014 St. Louis Space Frontier Gateway to Space Conference, 8 November 2014

    Google Scholar 

  14. J.R. Schwank, M.R. Shaneyfelt, P.E. Dodd, Radiation hardness assurance testing of microelectronic devices and integrated circuits: radiation environments, physical mechanisms, and foundations for hardness assurance

    Google Scholar 

  15. Review of radiation hard electronics activities at European Space Agency. J. Instrumen. 82 (2013), IOP Publishing

    Google Scholar 

  16. D. Sinclair, J. Dyer, Radiation effects and COTS parts in SmallSats, 27th Annual AIAA/USU Conference on Small Satellites, Logan, Utah, 2013

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Gianluca Furano .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2018 Springer International Publishing AG

About this chapter

Cite this chapter

Furano, G., Menicucci, A. (2018). Roadmap for On-Board Processing and Data Handling Systems in Space. In: Ottavi, M., Gizopoulos, D., Pontarelli, S. (eds) Dependable Multicore Architectures at Nanoscale. Springer, Cham. https://doi.org/10.1007/978-3-319-54422-9_10

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-54422-9_10

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-54421-2

  • Online ISBN: 978-3-319-54422-9

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics