Skip to main content

Object Codes Transformation for Moore FSMs

  • Chapter
  • First Online:
Logic Synthesis for FPGA-Based Finite State Machines

Abstract

This chapter deals with the original methods of hardware reduction based on the transformation of object codes of Moore FSMs. Two types of basic models of Moore FSMs with OCT are described, as well as EMB-based structures corresponding to these models. The design methods are proposed for the EMB-based FSMs with transformation of states into the collections of microoperations. Next, the design methods are shown allowing the transformation of the collections of microoperations into the states. The models of FSMs with the replacement of logical conditions and OCT are discussed. The additional hardware reduction is achieved due to using the classes of pseudoequivalent states.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

eBook
USD 16.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. M. Adamski, A. Barkalov, A. Bukowiec, Structures of mealy FSM logic circuits under implementation of verticalized flow-chart, in Proceedings of the IEEE East-West Design and Test Workshop (EWDTW’05), Kharkov National University of Radioelectronics, Kharkov, 2005, pp. 70–74

    Google Scholar 

  2. T. Agerwala, Microprogram optimization: a survey. IEEE Trans. Comput. 25(10), 962–973 (1976)

    Article  MathSciNet  MATH  Google Scholar 

  3. S. Baranov, Logic Synthesis of Control Automata (Kluwer Academic Publishers, 1994)

    Google Scholar 

  4. A. Barkalov, Multilevel PLA schemes for microprogram automata. Cybern. Syst. Anal. 31(4), 489–495 (1995)

    MATH  Google Scholar 

  5. A. Barkalov, Principles of logic optimization for Moore microprogram automaton. Cybern. Syst. Anal. 34(1), 54–60 (1998)

    Article  MATH  Google Scholar 

  6. A. Barkalov, O. Beleckij, A. Nedal, Applying of optimization methods of Moore automaton for synthesis of compositional microprogram control unit. Autom. Control Comput. Sci. 33(1), 44–52 (1999)

    Google Scholar 

  7. A. Barkalov, A. Bukowiec, Synthesis of Mealy Finite-States Machines for interpretation of verticalized flow-charts. Theor. Appl. Inf. 5(5), 39–51 (2005)

    Google Scholar 

  8. A. Barkalov, L. Titarenko, Design of control units with programmable logic devices, in Measurements, methods, systems and design, ed. by J. Korbicz (Wydawnictwo Komunikacji i Łączności, Warsaw, Poland, 2007), pp. 371–391

    Google Scholar 

  9. A. Barkalov, L. Titarenko, Logic Synthesis for FSM-Based Control Units, vol. 53, Lecture notes in electrical engineering (Springer, Berlin, 2009)

    MATH  Google Scholar 

  10. A. Barkalov, M. Węgrzyn, Design of Control Units With Programmable Logic (University of Zielona Góra Press, 2006)

    Google Scholar 

  11. A. Bukowiec, Synthesis of Finite State Machines for Programmable devices based on multi-level implementation. Ph.D thesis, University of Zielona Góra, 2008

    Google Scholar 

  12. Y.C. Chu. Computer Organization and Microprogramming (Prentice Hall, 1972)

    Google Scholar 

  13. S. Dasgupta, The organization of microprogram stores. ACM Comput. Surv. 24, 101–176 (1979)

    MATH  Google Scholar 

  14. M.J. Flynn, R.F. Rosin, Microprogramming: an introduction and a viewpoint. IEEE Trans. Comput. C 20(7), 727–731 (1971)

    Google Scholar 

  15. S. Habib, Microprogramming and Firmware Engineering Methods (Wiley, New York, 1988)

    Google Scholar 

  16. E. Pugh, L. Johnson, J. Palmer, IBM’s 360 and Early 370 Systems (MIT Press, Cambridge, MA, 1991)

    Google Scholar 

  17. S. Schwartz. An algorithm for minimizing read-only memories for machine control. IEEE 10th annual symposium on switching and automata theory, 1968, pp. 28–33

    Google Scholar 

  18. V. Sklyarov, I. Skliarova, A. Barkalov, L. Titarenko, Synthesis and Optimization of FPGA-Based Systems, vol. 294, Lecture notes in electrical engineering (Springer, Berlin, 2014)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Alexander Barkalov .

Rights and permissions

Reprints and permissions

Copyright information

© 2016 Springer International Publishing Switzerland

About this chapter

Cite this chapter

Barkalov, A., Titarenko, L., Kolopienczyk, M., Mielcarek, K., Bazydlo, G. (2016). Object Codes Transformation for Moore FSMs . In: Logic Synthesis for FPGA-Based Finite State Machines. Studies in Systems, Decision and Control, vol 38. Springer, Cham. https://doi.org/10.1007/978-3-319-24202-6_4

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-24202-6_4

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-24200-2

  • Online ISBN: 978-3-319-24202-6

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics