Abstract
The chapter deals with basic issues connected with finite state machines and programmable logic. The basic models of Mealy and More FSMs are presented. The basic design methods are presented for microprogram automata, microprogram control units and compositional microprogram control units. Main methods of hardware reduction are given for finite state machines implemented with field programmable logic devices.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
M. Adamski, A. Barkalov, Architectural and Sequential Synthesis of Digital Devices (University of Zielona Góra Press, Zielona Góra, 2006)
T. Agerwala, Microprogram optimization: a survey. IEEE Trans. Comput. 25(10), 962–973 (1976)
A. Agrawala, T. Rauscher, Foundations of Microprogramming (Academic Press, New York, 1976)
F. Anceau, The Architecture of Microprocessors (Addison-Wesley, Workingham, 1986)
P. Asahar, S. Devidas, A. Newton, Sequential Logic Synthesis (Kluwer Academic Publishers, Boston, 1992)
S. Baranov, Logic Synthesis of Control Automata (Kluwer Academic Publishers, Dordrecht, 1994)
S. Baranov, Logic and System Design of Digital Systems (TUT Press, Tallinn, 2008)
A. Barkalov, Microprogram control unit as composition of automate with programmable and hardwired logic. Autom. Comput. Sci. 17(4), 36–41 (1983)
A. Barkalov, Multilevel PLA schemes for microprogram automata. Cybern. Syst. Anal. 31(4), 489–495 (1995)
A. Barkalov, Principles of logic optimization for Moore microprogram automaton. Cybern. Syst. Anal. 34(1), 54–60 (1998)
A. Barkalov, A. Barkalov Jr, Design of Mealy finite-state machines with the transformation of object codes. Int. J. Appl. Math. Comput. Sci. 15(1), 151–158 (2005)
A. Barkalov, L. Titarenko, Logic Synthesis for Compositional Microprogram Control Units, vol. 22 (Springer, Berlin, 2008)
A. Barkalov, L. Titarenko, Logic Synthesis for FSM-Based Control Units. Lecture Notes in Electrical Engineering, vol. 53 (Springer, Berlin, 2009)
A. Barkalov, L. Titarenko, S. Chmielewski, Reduction in the number of PAL macrocells int the circuit of a Moore FSM. Int. J. Appl. Math. Comput. Sci. 17(4), 565–675 (2007)
A. Barkalov, L. Titarenko, S. Chmielewski, Hardware reduction in CPLD-based Moore FSM. J. Circuits, Syst., Comput. 23(6), 1450086–1–1450086–21 (2014)
A. Barkalov, M. Węgrzyn, Design of Control Units With Programmable Logic (University of Zielona Góra Press, Zielona Góra, 2006)
A. Barkalov, I. Zelenjova, Optimization of replacement of logical conditions for an automaton with bidirectional transitions. Autom. Control Comput. Sci. 34(5), 48–53. Allerton Press Inc
S. Chmielewski, Using structural pecularities of Moore FSM for reduction of number of PALS. PhD thesis, University of Zielona Góra (2014)
R. Czerwinski, D. Kania, Finite State Machine Logic Synthesis for Complex Programmable Logic Devices. Lecture Notes in Electrical Engineering, vol. 23 (Springer, Berlin, 2013)
S. Husson, Microprogramming: Principles and Practices (Prentice Hall, Englewood Cliffs, 1970)
J. Jenkins, Design with FPGAs and CPLDs (Prentice Hall, New York, 1995)
D. Kania, Two-level logic synthesis on PAL-based CPLD and FPGA using decomposition, in Proceedings of 25th Euromicro Conference (1999), pp. 278–281
D. Kania, Two-level logic synthesis on PALs. Electron. Lett. 17, 879–880 (1999)
D. Kania, Coding capacity of PAL-based logic blocks included in CPLDs and FPGAs, in Proceedings of IFAC Workshop on Programmable Devices and Sysytems (PDS’2000) (Elsevier Science, 2000), pp. 164–169
D. Kania, Decomposition-based synthesis and its application in PAL-oriented technology mapping, in Proceedings of 26th Euromicro Conference (IEEE Compuetr Society Press, Maastricht, 2000), pp. 138–145
D. Kania, An efficient algorithm for output coding in PAL-based CPLDs. Int. J. Eng. 15(4), 325–328 (2002)
D. Kania, Logic synthesis of multi–output functions for PAL-based CPLDs, in Proceedings of IEEE International Conference on Field-Programmable Technology (2002), pp. 429–432
D. Kania, An efficient approach to synthesis of multi-output Boolean functions on PAL-based devices. IEEE Proc.—Comput. Digital Tech. 150, 143–149 (2003)
C. Maxfield, The Design Warrior’s Guide to FPGAs (Academic Press Inc., Orlando, 2004)
C. Maxfield, FPGAs: Instant Access (Newnes, 2008)
E. McCluskey, Logic Design Principles (Prentice Hall, Englewood Cliffs, 1986)
G. De Micheli, Synthesis and Optimization of Digital Circuits (McGraw–Hill, New York, 1994)
P. Minns, I. Elliot, FSM-Based Digital Design Using Verilog HDL (Wiley, Chichester, 2008)
Z. Navabi, Embedded Core Design with FPGAs (McGraw–Hill, New York, 2007)
K. Sakamura, Future SoC possibilities. IEEE Micro. (5), 7 (2002)
A. Salisbury, Microprogrammable Computer Architectures (Elsevier Science, New York, 1976)
V. Sklyarov, I. Skliarova, A. Barkalov, L. Titarenko, Synthesis and Optimization of FPGA-Based Systems. Lecture Notes in Electrical Engineering, vol. 294 (Springer, Berlin, 2014)
M. Smith, Application-Specific Integrated Circuits (Addison-Wesley, Boston, 1997)
V. Solovjev, M. Czyzy, Refined CPLD macrocells architecture for effective FSM implementation, in Proceedings of the 25th EUROMICRO Conference, vol. 1 (Milan, Italy, 1999), pp. 102–109
V. Solovjev, M. Czyzy, The universal algorithm for fitting targeted unit to complex programmable logic devices, in Proceedings of the 25th EUROMICRO Conference, vol. 1 (Milan, Italy, 1999), pp. 286–289
V. Solovjev, M. Czyzy, Synthesis of sequential circuits on programmable logic devices based on new models of finite state machines, in Proceedings of the EUROMICRO Conference, Milan (2001), pp. 170–173
S. Tucker, Microprogram control for system/360. IBM Syst. J. 6(4), 222–241 (1967)
T. Villa, T. Kam, R. Brayton, A. Sangiovanni-Vincentelli, A Synthesis of Finite State Machines: Logic Optimization (Kluwer Academic Publishers, Boston, 1998)
M. Wilkes, The best way to design an automatic calculating machine, in Proceedings of Manchester University Computer Inaugural Conference (1951)
M. Wilkes, J. Stringer, Microprogramming and the design of the control circuits in an electronic digital computer. Proc. Camb. Philos. Soc. 49, 230–238 (1953)
S. Yanushkevich, V. Shmerko, Introduction to Logic Design (CRC Press, Boca Raton, 2008)
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2016 Springer International Publishing Switzerland
About this chapter
Cite this chapter
Barkalov, A., Titarenko, L., Kolopienczyk, M., Mielcarek, K., Bazydlo, G. (2016). Background of Finite State Machines and Programmable Logic. In: Logic Synthesis for FPGA-Based Finite State Machines. Studies in Systems, Decision and Control, vol 38. Springer, Cham. https://doi.org/10.1007/978-3-319-24202-6_1
Download citation
DOI: https://doi.org/10.1007/978-3-319-24202-6_1
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-24200-2
Online ISBN: 978-3-319-24202-6
eBook Packages: EngineeringEngineering (R0)