Abstract
In this paper we present an efficient SR-Latch based PUF design, with two times improvement in area over the state of the art, thus making it very attractive for low-area designs. This PUF is able to reliably generate a 128-bit cryptographic key. The proposed design is compact and the effect of inter-CLB routing is eliminated. The PUF response is generated by quantifying the number of oscillations during the metastability state for preselected latches. The derived design has been verified on 25 Xilinx Spartan-6 FPGAs (XC6SLX16). The uniqueness measure is 49.24%. In addition the design has been tested at ± 5% of core voltage and also over the rated temperature range [0-85°C]. The reliability at +5% of nominal voltage is 99.18%, while at -5% of nominal voltage it is 97.54%. We also propose a novel area-efficient error correcting scheme that assures that a key generated in the field, at the extreme values of voltage and temperature supported by the commercial-grade Spartan-6 FPGAs, is the same as the key generated during enrollment at nominal operating conditions.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Gassend, B., Clarke, D., van Dijk, M., Devadas, S.: Controlled Physical Random Functions. In: Proc. ACSAC 2002, pp. 149–160 (2002)
Lee, J.W., Lim, D., Gassend, B., Suh, G.E., van Dijk, M., Devadas, S.: A Technique to Build a Secret Key in Integrated Circuits for Identification and Authentication Application. In: Proc. Symposium on VLSI Circuits 2004, pp. 176–159 (2004)
Lim, D.: Extracting Secret Keys from Integrated Circuits. Master’s thesis, MIT, MA, USA (2004)
Suh, G.E., Devadas, S.: Physical unclonable functions for device authentication and secret key generation. In: Proc. DAC 2007, pp. 9–14 (2007)
Guajardo, J., Kumar, S.S., Schrijen, G., Tuyls, P.: FPGA intrinsic PUFs and their use for IP protection. In: Proc. CHES 2007, pp. 63–80 (2007)
Su, Y., Holleman, J., Otis, B.: A 1.6pJ/bit 96% stable chip-ID generating circuit using process variations. In: Proc. ISSCC 2007, pp. 406–611 (2007)
Kumar, S.S., Guajardo, J., Maes, R., Schrijen, G.-J., Tuyls, P.: Extended abstract: The butterfly PUF protecting IP on every FPGA. In: Proc. HOST 2008, pp. 67–70 (2008)
Morozov, S., Maiti, A., Schaumont, P.: An analysis of delay based PUF implementations on FPGA. In: Proc. ARC 2010, pp. 382–387 (2010)
Maiti, A., Schaumont, P.: Improved Ring oscillator PUF: An FPGA Friendly Secure Primitive. Journal of Cryptology 24, 375–397 (2010)
Varchola, M., Drutarovsky, M.: New High Entropy Element for FPGA Based True Random Number Generators. In: Proc. CHES 2010, pp. 351–365 (2010)
Hospodar, G., Maes, R., Verbauwhede, I.: Machine learning attacks on 65nm Arbiter PUFs: Accurate modeling poses strict bounds on usability. In: Proc. WIFS 2012, pp. 37–42 (2010)
Maes, R.: Physically Unclonable Functions: Constructions, Properties and Applications. PhD Thesis, KatholiekeUniversiteit Leuven (2012)
Varchola, M., Drutarovsky, M., Fischer, V.: New Universal Element with Integrated PUF and TRNG Capability. In: Proc ReConFig 2013, pp. 1–6 (2013)
Habib, B., Gaj, K., Kaps, J.: FPGA PUF Based on Programmable LUT Delays. In: Proc. DSD 2013, pp. 696–704 (2013)
Ganta, D., Nazhandali, L.: Easy-to-build Arbiter Physical Unclonable Function with enhanced challenge/response set. In: Proc ISQED 2013, pp. 733–738 (2013)
Yamamoto, D., Sakiyama, K., Iwamoto, M., Ohta, K., Takenaka, M., Itoh, K.: Variety enhancement of PUF responses using the locations of random outputting RS latches. Journal of Cryptographic Engineering 3, 197–211 (2013)
Bossuet, L., Ngo, X., Cherif, Z., Fischer, V.: A PUF Based on a Transient Effect Ring Oscillator and Insensitive to Locking Phenomenon. In: Proc. TETC 2013, pp. 30–36 (2013)
Maiti, A., Gunreddy, V., Schaumont, P.: A Systematic Method to Evaluate and Compare the Performance of Physical Unclonable Functions In: Embedded Systems Design with FPGAs, pp. 245–267. Springer (2013)
Kang, H., Hori, Y., Katashita, T., Hagiwara, M., Iwamura, K.: Cryptographic Key Generation from PUF Data Using Efficient Fuzzy Extractors. In: Proc. ICACT 2014, pp. 23–26 (2014)
http://www.xilinx.com/support/documentation/data_sheets/ds162.pdf
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2015 Springer International Publishing Switzerland
About this paper
Cite this paper
Habib, B., Kaps, JP., Gaj, K. (2015). Efficient SR-Latch PUF. In: Sano, K., Soudris, D., Hübner, M., Diniz, P. (eds) Applied Reconfigurable Computing. ARC 2015. Lecture Notes in Computer Science(), vol 9040. Springer, Cham. https://doi.org/10.1007/978-3-319-16214-0_17
Download citation
DOI: https://doi.org/10.1007/978-3-319-16214-0_17
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-16213-3
Online ISBN: 978-3-319-16214-0
eBook Packages: Computer ScienceComputer Science (R0)