Skip to main content
SpringerLink
Log in

Timed Refinement for Verification of Real-Time Object Code Programs

  • Conference paper
  • First Online:
Verified Software: Theories, Tools and Experiments (VSTTE 2014)

Part of the book series: Lecture Notes in Computer Science ((LNPSE,volume 8471))

Abstract

We introduce a refinement-based notion of correctness for verification of interrupt driven real-time object code programs, called timed refinement. The notion of timed refinement is targeted at verification of low-level object code against high-level specification models. For timed refinement, both the object code (implementation) and the specification are encoded as timed transition systems. Hence, timed refinement can be construed as a notion of equivalence between two timed transition systems that allows for stuttering between the implementation and specification, and also allows for the use of refinement maps. Stuttering is the phenomenon where multiple but finite transitions of the implementation can match a single transition of the specification. Refinement maps allow low-level implementations to be verified against high-level specification models. We also present a procedure for checking timed refinement. The proposed techniques are demonstrated with the verification of object code programs of six case studies from electric motor control applications.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Similar content being viewed by others

References

  1. Alur, R., Courcoubetis, C., Henzinger, T.A.: The observational power of clocks. In: Jonsson, B., Parrow, J. (eds.) CONCUR 1994. LNCS, vol. 836, pp. 162–177. Springer, Heidelberg (1994)

    Chapter  Google Scholar 

  2. Alur, R., Dill, D.L.: A theory of timed automata. Theor. Comput. Sci. 126(2), 183–235 (1994)

    Article  MathSciNet  MATH  Google Scholar 

  3. Boudjadar, A., Bodeveix, J.-P., Filali, M.: Compositional refinement for real-time systems with priorities. In: Moszkowski, B.C., Reynolds, M., Terenziani, P. (eds.) TIME, pp. 57–64. IEEE Computer Society (2012)

    Google Scholar 

  4. Bozga, M., Daws, C., Maler, O., Olivero, A., Tripakis, S., Yovine, S.: KRONOS: a model-checking tool for real-time systems (Tool-presentation for FTRTFT ’98). In: Ravn, A.P., Rischel, H. (eds.) FTRTFT 1998. LNCS, vol. 1486, pp. 298–302. Springer, Heidelberg (1998)

    Chapter  Google Scholar 

  5. David, A., Larsen, K.G., Legay, A., Nyman, U., Wasowski, A.: Timed I/O automata: a complete specification theory for real-time systems. In: Johansson, K.H., Yi, W. (eds.) HSCC, pp. 91–100. ACM (2010)

    Google Scholar 

  6. Godskesen, J.C., Larsen, K.G., Skou, A.: Automatic verification of real-time systems using epsilon. In: Vuong, S.T., Chanson, S.T. (eds.) PSTV. vol. 1, IFIP Conference Proceedings, pp. 323–330. Chapman & Hall (1994)

    Google Scholar 

  7. Keil Cortex-M Evaluation Board Comparison, November 2013. http://www.keil.com/arm/boards/cortexm.asp

  8. Kissell, T.E.: Industrial Electronics. Prentice Hall, New Delhi (2006)

    Google Scholar 

  9. Larsen, K.G., Pettersson, P., Yi, W.: Uppaal in a nutshell. STTT 1(1–2), 134–152 (1997)

    Article  MATH  Google Scholar 

  10. Manolios, P.: Correctness of pipelined machines. In: Johnson, S.D., Hunt Jr., W.A. (eds.) FMCAD 2000. LNCS, vol. 1954, pp. 161–178. Springer, Heidelberg (2000)

    Chapter  Google Scholar 

  11. Manolios, P.: Mechanical verification of reactive systems. Ph.D. thesis, University of Texas at Austin, August 2001. http://www.ccs.neu.edu/home/pete/research/phd-dissertation.html

  12. Manolios, P.: A compositional theory of refinement for branching time. In: Geist, D., Tronci, E. (eds.) CHARME 2003. LNCS, vol. 2860, pp. 304–318. Springer, Heidelberg (2003)

    Chapter  Google Scholar 

  13. Manolios, P., Srinivasan, S.K., Vroon, D.: BAT: the bit-level analysis tool. In: Damm, W., Hermanns, H. (eds.) CAV 2007. LNCS, vol. 4590, pp. 303–306. Springer, Heidelberg (2007)

    Chapter  Google Scholar 

  14. List of Device Recalls, U.S. Food and Drug Admin, July 2010

    Google Scholar 

  15. Ray, S., Sumners, R.: Specification and verification of concurrent programs through refinements. J. Autom. Reasoning 51(3), 241–280 (2013)

    Article  MathSciNet  Google Scholar 

  16. Sandler, K., Ohrstrom, L., Moy, L., McVay, R.: Killed by Code: Software Transparency in Implantable Medical Devices. Software Freedom Law Center (2010)

    Google Scholar 

  17. The Satisfiability Modulo Theories Library, November 2013. http://www.smtlib.org/

  18. Stepper Motors, January 2014. http://www.telcointercon.com/stepper-motors-10.html

  19. Toyota Seeks a Settlement for Sudden Acceleration Cases, December 2013. http://www.nytimes.com/2013/12/14/business/toyota-seeks-settlement-for-lawsuits.html?_r=0

  20. Wilhelm, R., Engblom, J.: The worst-case execution-time problem - overview of methods and survey of tools. ACM Trans. Embedded Comput. Syst. 7(3), 1–53 (2008)

    Article  Google Scholar 

  21. z3, November 2013. http://z3.codeplex.com/

Download references

Author information

Authors and Affiliations

  1. North Dakota State University, Fargo, ND, USA

    Mohana Asha Latha Dubasi, Sudarshan K. Srinivasan & Vidura Wijayasekara

Authors
  1. Mohana Asha Latha Dubasi
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Sudarshan K. Srinivasan
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Vidura Wijayasekara
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Mohana Asha Latha Dubasi .

Editor information

Editors and Affiliations

  1. NASA Ames Research Center, Mountain View, USA

    Dimitra Giannakopoulou

  2. University of Oxford, Oxford, United Kingdom

    Daniel Kroening

Rights and permissions

Reprints and permissions

Copyright information

© 2014 Springer International Publishing Switzerland

About this paper

Cite this paper

Dubasi, M.A.L., Srinivasan, S.K., Wijayasekara, V. (2014). Timed Refinement for Verification of Real-Time Object Code Programs. In: Giannakopoulou, D., Kroening, D. (eds) Verified Software: Theories, Tools and Experiments. VSTTE 2014. Lecture Notes in Computer Science(), vol 8471. Springer, Cham. https://doi.org/10.1007/978-3-319-12154-3_16

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-12154-3_16

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-12153-6

  • Online ISBN: 978-3-319-12154-3

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Search

Navigation