Abstract
The purpose of this research topic is to investigate the properties of reconfigurable devices (i.e., FPGA) under a radiation environment to finally propose a new methodology to design and evaluate cost-effective radiation hardening measures for reconfigurable devices. As a first step, the radiation hardness of an existing common off-the-shelf reconfigurable hardware device (FPGA) is investigated with regard to different radiation sources, including fast neutron radiation and gamma radiation. Therefore, an experiment is proposed to evaluate in run-time the changes on the memory configuration logic (e.g., configuration of each LUT, routing switches, connection boxes, DSPs, ...) and memory user logic (e.g., content of each Block RAM, Flip-Flop, Distributed RAM implemented on LUTs, ...). As a result, the chosen FPGA will be modelled in terms of fault probability of each FPGA component for a given radiation environment. These models will be integrated in a new simulation fault injection environment. In a third step, new cost-effective radiation hardening mechanisms, including configuration adjustments, design redundancy, and specialized hardware designs with error detection and correction, will be proposed and evaluated using the previously proposed environment. The proposed radiation hardening mechanisms shall be verified by using real-world radiation sources. The goal is to provide a new methodology for the design of radiation tolerant hardware architecture for FPGA devices.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Autran, J.L., Munteanu, D.: Soft Errors: From Particles to Circuits. CRC Press, Boca Raton (2017)
Nowosielski, R., et al.: FLINT: layout-oriented FPGA-based methodology for fault tolerant ASIC design. In: Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 297–300 (2015). https://doi.org/10.7873/DATE.2015.0278
Pellish, J.: Commercial off-the-shelf (COTS) Electronics Reliability for Space Applications. NASA (2018)
Reorda, M.S., Sterpone, L., Ullah, A.: An error-detection and self-repairing method for dynamically and partially reconfigurable systems. IEEE Trans. Comput. 66(6), 1022–1033 (2017). https://doi.org/10.1109/TC.2016.2607749
Sterpone, L., Violante, M.: A new partial reconfiguration-based fault-injection system to evaluate SEU effects in SRAM-based FPGAs. IEEE Trans. Nucl. Sci. 54(4), 965–970 (2007). https://doi.org/10.1109/TNS.2007.904080
Thieu, G.B., et al.: A probability soft-error model for a 28-nm SRAM-based FPGA under neutron radiation exposure. In: 24th International Conference on Thermal, Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Microsystems (EuroSimE) (2023). https://doi.org/10.1109/EuroSimE56861.2023.10100757
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2023 The Author(s), under exclusive license to Springer Nature Switzerland AG
About this paper
Cite this paper
Trumann, E. et al. (2023). Radiation Tolerant Reconfigurable Hardware Architecture Design Methodology. In: Palumbo, F., Keramidas, G., Voros, N., Diniz, P.C. (eds) Applied Reconfigurable Computing. Architectures, Tools, and Applications. ARC 2023. Lecture Notes in Computer Science, vol 14251. Springer, Cham. https://doi.org/10.1007/978-3-031-42921-7_24
Download citation
DOI: https://doi.org/10.1007/978-3-031-42921-7_24
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-031-42920-0
Online ISBN: 978-3-031-42921-7
eBook Packages: Computer ScienceComputer Science (R0)