Abstract
In traditional testing of digital complementary metal-oxide-semiconductor (CMOS) chips, emphasis is placed on functional verification and fault modeling. Push to higher frequencies has led to optimization of circuit properties and chip operating conditions for power/performance and yield. As silicon technology approaches scaling limits, there is a trend towards reducing circuit design margins and product guard-bands to squeeze maximum benefits from higher circuit densities. Such factors have been continually increasing the burden on manufacturing test. Some of these additional test challenges are addressed by examining the underlying physical behaviors and linking silicon technology, circuit design and electrical tests through models and simulations. In this chapter an overview of CMOS test, in conjunction with circuit design methodology and silicon technology performance, is provided as an introduction to the material covered in this book.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
International technology roadmap for semiconductors: ITRS 2013 edition (2013). http://www.itrs.net/Links/2013ITRS/2013Chapters/2013Test.pdf. Accessed 21 Jul 2014
Wang LT, Wu C-W, Wen X (2006) VLSI test principles and architectures: design for testability. Morgan Kaufmann, Burlington
Abramovici M, Breuer MA, Friedman AD (1994) Digital systems testing and testable designs. Wiley, New York
Bushnell M, Agrawal V (2000) Essentials of electronic testing for digital, memory and mixed-signal VLSI circuits. Springer, Berlin
Jha NK, Gupta S (2003) Testing of digital systems. Cambridge University Press, Cambridge
Weste NH, Harris D (2010) CMOS VLSI design: a circuit and systems perspective, 4th edn. Addison-Wesley, Boston
Rabaey JM, Chandrakasan A, Nikolic B (2003) Digital integrated circuits, 2nd edn. Prentice Hall, Upper Saddle River
Bhushan M, Ketchen MB (2011) Microelectronic test structures for CMOS technology. Springer, Berlin
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2015 Springer Science+Business Media New York
About this chapter
Cite this chapter
Bhushan, M., Ketchen, M.B. (2015). Introduction. In: CMOS Test and Evaluation. Springer, New York, NY. https://doi.org/10.1007/978-1-4939-1349-7_1
Download citation
DOI: https://doi.org/10.1007/978-1-4939-1349-7_1
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4939-1348-0
Online ISBN: 978-1-4939-1349-7
eBook Packages: EngineeringEngineering (R0)