Skip to main content
SpringerLink
Log in

Oversampled Analog-to-Digital Converters

  • Chapter
Analog Circuit Design

  • 544 Accesses

Abstract

Oversampled Analog-to-Digital conversion has been demonstrated to be an effective technique for high resolution analog-to-digital (A/D) conversion that is tolerant of process imperfections. The design of analog modulators for oversampled analog-to-digital converters can be divided into two main categories, the multistage or cascaded modulator (MASH) and the single loop modulators. This paper gives an overview of the oversampled Analog-to-Digital modulator architectures and their tradeoffs. The design and analysis of a stable N-th order single loop modulator and of multistage modulator topologies is covered. A comparative analysis of these two dominant architectures is also presented, followed by a brief look at the future directions of oversampled converters.

This work was supported with funding from Analog Devices, GE, and IBM.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. D.A. Hodges, P.R. Gray, and R.W. Brodersen, “Potential of MOS Technologies for Analog Integrated Circuits”, IEEE J. of Solid-State Circuits, vol. SC-13, pp. 285–294, June 1978.

    Google Scholar 

  2. J.C. Candy, “Decimation for sigma delta modulation”, IEEE Transactions on Communications, vol. COM-34, pp. 72–76, Jan. 1986.

    Google Scholar 

  3. J.R. Fox and G.J. Garrison, “Analog to Digital Conversion using Sigma-Delta Modulation and Digital Signal Processing”, in Proceedings MIT VLSI Conference, pp. 101–112, Jan. 1982.

    Google Scholar 

  4. M.W. Hauser and R.W. Brodersen, “Circuit and Technology Considerations for MOS Delta-Sigma A/D Converters”,’ in Proceedings 1986 International Symposium on Circuits and Systems, pp. 1310–1315, May 1986.

    Google Scholar 

  5. H. Inose, Y. Yasuda, and J. Murakami, “A Telemetering System by Code Modulation AI-Modulation”, IRE Trans. Space Electronics and Telemetry, vol.SET-8, pp. 204–209, Sept. 1962.

    Google Scholar 

  6. J.C. Candy, “The Structure of Quantization Noise from Sigma-Delta Modulation”, IEEE Transactions on Communications, vol.COM-29, pp.1316–1323, Sept. 1981.

    Google Scholar 

  7. W.R. Bennett, “Spectra of Quantized Signals”, Bell System Technical Journal, Vol. 27, pp. 446–472, July 1948.

    MathSciNet  Google Scholar 

  8. D.J. Goodman, “Delta Modulation Granular Quantizing Noise”, Bell System Technical Journal, pp. 1197–1218, May 1969.

    Google Scholar 

  9. J.W. Scott, W. L. Lee, C.H. Giancarlo, and C.G. Sodini, “CMOS Implementation of an Immediately Adaptive Delta Modulator”, IEEE Journal of Solid-State Circuits, vol. SC-21, pp. 1088–1095, Dec. 1986.

    Google Scholar 

  10. R.M. Gray, “Oversampled Sigma-Delta Modulation”, IEEE Transactions on Communications, vol. COM-35, pp. 481–489, May 1987.

    Google Scholar 

  11. J.C. Candy, “A Use of Double Integration in Sigma Delta Modulation”, IEEE Transactions on Communications, vol.COM-33, pp.249–258, March 1985.

    Google Scholar 

  12. R. Koch and B. Heise, “A 120 kHz Sigma-Delta A/D Converter”, in ISSCC Digest of Technical Papers, pp. 138–141, Feb. 1986.

    Google Scholar 

  13. B.E. Boser and B.A. Wooley, “Design of a CMOS Second-Order Sigma-Delta Modulator”, in ISSCC Digest of Technical Papers, pp. 258–259, Feb. 1988.

    Google Scholar 

  14. S.H. Ardalan and J.J. Paulos, “Stability analysis of high-order sigma-delta modulators”, in Proceedings 1986 International Symposium on Circuits and Systems, pp. 715–719, May 1986.

    Google Scholar 

  15. Y. Matsuya, K. Uchimura, A. Iwata, T. Kobayashi, M. Ishikawa, and T. Yoshitome, “A 16-bit Oversampling A-to-D Conversion Technology using Triple Integration Noise Shaping”, IEEE Journal of Solid-State Circuits, vol.SC-22, pp. 921–929, Dec. 1987.

    Google Scholar 

  16. M.J. Hawksford, “N-th order recursive sigma-ADC machinery at the analogue-digital gateway”, in Audio Engineering Society Convention, May 1985.

    Google Scholar 

  17. T. Hayashi, Y. Inabe, K. Uchimura, and T. Kimura, “A Multistage Delta-Sigma Modulator without Double Integration Loop”, in ISSCC Digest of Technical Papers, pp. 182–183, Feb. 1986.

    Google Scholar 

  18. W.L. Lee and C.G. Sodini, “A topology for higher order interpolative coders”, in Proceedings 1987 International Symposium on Circuits and Systems, pp. 459–462, May 1987.

    Google Scholar 

  19. K.H. Chao, S. Nadeem, W.L. Lee, and C.G. Sodini, “A High Order Topology for Interpolative Modulators for Oversampling A/D Converters”, IEEE Transactions on Circuits and Systems, Vol. 37, pp. 309–318, March 1990.

    Article  Google Scholar 

  20. K.H. Chao, Limitations of Interpolative Modulators for Oversampling A/D Converters. Master’s thesis, Massachusetts Institute of Technology, Cambridge, MA, 1988.

    Google Scholar 

  21. B.E. Boser and B.A. Wooley, “Quantization error spectrum of sigma-delta modulators”, in Proceedings 1988 International Symposium on Circuits and Systems, June 1988.

    Google Scholar 

  22. S. Nadeem, Design and Implementation of Fourth Order Modulator For 16-bit Oversampled A/D Converter. Master’s thesis, Massachusetts Institute of Technology, Cambridge, MA, 1989.

    Google Scholar 

  23. W.L. Lee, A Novel Higher Order Interpolative Modulator Topology for High Resolution Oversampling A/D Converters. Master’s thesis, Massachusetts Institute of Technology, Cambridge, MA, 1987.

    Google Scholar 

  24. D. Welland, B.P.D. Signore, and E.J. Swanson, “A Stereo 16-Bit Delta-Sigma A/D Converter for Digital Audio”, in 85-th Convention of the Audio Engineering Society, pp. 0, Nov. 1988.

    Google Scholar 

  25. P. Ferguson, A. Ganesan, and R. Adams, “One Bit Higher Order Sigma-Delta A/D Converters”, in IEEE Proceedings of the International Symposium on Circuits and Systems, pp. 890–893, 1990.

    Chapter  Google Scholar 

  26. P. Ferguson, A. Ganesan, R. Adams, S. Vincelette, R. Libert, A. Volpe, D. Andreas, A. Charpentier, and J. Dattorro, “An 18-bit 20 kHz Dual Sigma-Delta A/D Converter”, in IEEE International Solid-State Circuits Conference, pp. 890–893, 1991.

    Google Scholar 

  27. S.H. Ardalan and J.J. Paulos, “An analysis of nonlinear behavior in delta-sigma modulators”, IEEE Transactions on Circuits and Systems, vol.CAS-34, pp. 593–603, June 1987.

    Google Scholar 

  28. S. Hein and A. Zakhor, “Lower Bounds on the MSE of the Single and Double Loop Sigma Delta Modulators”, in IEEE International Symposium on Circuits and Systems, pp. 1751–1755, May 1990.

    Chapter  Google Scholar 

  29. S. Hein and A. Zakhor, “On the Stability of Interpolative Sigma Delta Modulators”, in IEEE International Symposium on Circuits and Systems, pp. 1621–1624, June 1991.

    Google Scholar 

  30. L. Longo and M. Copeland, “A 13 bit ISDN-band Oversampled ADC Using Two-Stage Third Order Noise Shaping”, IEEE Custom IC Conference, pp.21.2.1–21. 2. 4, Jan. 1988.

    Google Scholar 

  31. B.P. Brandt and B.A. Wooley, “A CMOS Oversampling A/D Converter With 12-Bit Resolution at Conversion Rates Above 1 MHz”, IEEE Solid State Circuits Conference, Feb. 1991.

    Google Scholar 

  32. R. Schreier and W.M. Snelgrove, “Bandpass Sigma-Delta Modulation”, in Electronic Letters, pp. 1560–1561, Nov. 1989.

    Google Scholar 

  33. R. Schreier and W.M. Snelgrove, “Decimation for Bandpass Sigma-Delta Analog-to-Digital Conversion”, in IEEE International Symposium on Circuits and Systems, pp. 1801–1804, May 1990.

    Chapter  Google Scholar 

  34. L.A. Williams III and B.A. Wooley, “Third-Order Cascaded Sigma-Delta Modulators”, IEEE Transactions on Circuits and Systems, pp. 489–497, May 1991.

    Google Scholar 

  35. D.B. Ribner, R.D. Baertsch, S.L. Garverick, D.T. McGrath, J.E. Krisciunas, and T. Fuji, “16b Third-Order Sigma Delta Modulator with Reduced Sensitivity to Nonidealities”, in IEEE Solid-State Circuits Conference, pp.66–6’7, Feb. 1991.

    Google Scholar 

  36. M. Rebeschini, N.R.V. Bavel, P. Rakers, R. Greene, J. Caldwell, and J.R. Haug, “A 16-b 160-kHz CMOS A/D Converter Using Sigma-Delta Modulation”, in IEEE Journal of Solid-State Circuits, pp. 431–440, Apr. 1990.

    Google Scholar 

  37. B.E. Boser and B.A. Wooley, “The Design of Sigma-Delta Modulation Analog-to-Digital Converters”, in IEEE Journal of Solid-State Circuits, Dec. 1988.

    Google Scholar 

  38. S. Hein and A. Zakhor, “Optimal decoding for data acquisition applications of Sigma Delta modulators”, Apr. 1991. U.S. Patent Application No. 07/694,294.

    Google Scholar 

  39. S. Hein and A. Zakhor, “Optimal decoding for data acquisition applications of Sigma Delta modulators”, Feb. 1993. Accepted for publication in IEEE Transactions on Signal Processing.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Cambridge, USA

    Shujaat Nadeem & Charles G. Sodini

Authors
  1. Shujaat Nadeem
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Charles G. Sodini
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Delft University of Technology, Delft, The Netherlands

    Johan H. Huijsing

  2. Radio and Data Transmission Systems, Philips Research, Eindhoven, The Netherlands

    Rudy J. van der Plassche

  3. K.U. Leuven, Heverlee, Belgium

    Willy Sansen

Rights and permissions

Reprints and permissions

Copyright information

© 1993 Springer Science+Business Media Dordrecht

About this chapter

Cite this chapter

Nadeem, S., Sodini, C.G. (1993). Oversampled Analog-to-Digital Converters. In: Huijsing, J.H., van der Plassche, R.J., Sansen, W. (eds) Analog Circuit Design. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-2233-8_9

Download citation

  • DOI: https://doi.org/10.1007/978-1-4757-2233-8_9

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4419-5131-1

  • Online ISBN: 978-1-4757-2233-8

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation