Abstract
This paper investigates time-interleaved SAR and time-interleaved slope converters, targeting low-power, low-resolution, high-speed applications. Fundamentally, these two architectures can be relatively power-efficient as compared to other architectures. At the same time, complex calibration schemes are not required thanks to their inherent accuracy. The architectures are examined and compared, circuit implementations and measurement results are discussed and an outlook to the future will be given.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Zheng YJ et al (2010) A 0.92/5.3 nJ/b UWB impulse radio SoC for communication and localization. In: ISSCC digest of technical papers. IEEE, Piscataway, pp 230–231.
de Nil M, Busze B, Young A, Neirynck D, Pflug H, Philips K, Huisken J, Stuyt J, de Groot H (2010) Low power IEEE 802.15.4a UWB digital Rx baseband architecture. In: 2010 I.E. international conference on ultra-wideband (ICUWB). IEEE, Piscataway, pp 1–4
Verbruggen B, Craninckx J, Kuijk M, Wambacq P, van der Plas G (2008) A 2.2 mW 5b 1.75 GS/s folding flash ADC in 90 nm digital CMOS. In: ISSCC digest of technical papers. IEEE, Piscataway, pp 252–253
Verbruggen B, Craninckx J, Kuijk M, Wambacq P, van der Plas G (2010) A 2.6 mW 6b 2.2 GS/s 4-times interleaved fully dynamic pipelined ADC in 40 nm digital CMOS. In: ISSCC digest of technical papers.IEEE, Piscataway, pp 296–297
Ginsburg BP, Chandrakasan AP (2008) Highly interleaved 5-bit, 250-MSample/s, 1.2-mW ADC with redundant channels in 65-nm CMOS. IEEE J Solid State Circuits 43(12):2641–2650
van der Plas G, Verbruggen B (2008) A 150 MS/s 133 μW 7b ADC in 90 nm digital CMOS using a comparator-based asynchronous binary-search sub-ADC. In: ISSCC digest of technical papers. IEEE, Piscataway, pp 242–243
Murmann B (2010) ADC performance survey 1997–2010. [Online]. Available: http://www.stanford.edu/\~murmann/adcsurvey.html
Danesh S, Hurwitz J, Findlater K, Renshaw D, Henderson R (2011) A reconfigurable 1GSps to 250MSps, 7-bit to 9-bit highly time-interleaved counter ADC in 0.13 μm CMOS. In: IEEE symposium on VLSI circuits. IEEE, Los Alamitos, pp 268–269
Harpe P, Zhou C, Bi Y, van der Meijs NP, Wang X, Philips K, Dolmans G, de Groot H (2011) A 26 μW 8 bit 10 MS/s asynchronous SAR ADC for low energy radios. IEEE J Solid State Circuits 46(7):1585–1595
Black WC, Hodges DA (1980) Time interleaved converter arrays. IEEE J Solid State Circuits 15:1022–1029
Harpe P, Busze B, Philips K, de Groot H, (2011) A 0.47–1.6 mW 5bit 0.5–1 GS/s time-interleaved SAR ADC for low-power UWB radios. In: Proceedings of ESSCIRC, pp 147–150, accepted in extended form for IEEE J. Solid State Circuits 47(7):1594–1602, July 2012
Harpe P, Zhou C, Wang X, Dolmans G, de Groot H (2010) A 30 fJ/Conversion-Step 8b 0-to-10 MS/s asynchronous SAR ADC in 90 nm CMOS. In: ISSCC digest of technical papers. IEEE, Piscataway, pp 388–389
Bach J (2011) Capacitive array. US Patent 7,873,191, Jan 2011
Harpe P, Zhou C, Philips K, de Groot H (2011) A 0.8-mW 5-bit 250-MS/s time-interleaved asynchronous digital slope ADC. IEEE J Solid State Circuits 46(11):2450–2457
Nitta Y et al (2006) High-speed digital double sampling with analog CDS on column parallel ADC architecture for low-noise active pixel sensor In: ISSCC digest of technical papers. IEEE, Piscataway, pp 500–501
Snoeij MF, Donegan P, Theuwissen AJP, Makinwa KAA, Huijsing JH (2007) A CMOS image sensor with a column-level multiple-ramp single-slope ADC. In: ISSCC digest of technical papers. Digital Pub., Lisbon Falls, pp 506–507
Lin Y-Z, Chang S-J, Liu Y-T, Liu C-C, Huang G-Y, (2009) A 5b 800 MS/s 2 mW asynchronous binary-search ADC in 65 nm CMOS. In: ISSCC digest of technical papers. IEEE, New York/Piscataway, pp 80–81
Ding M, Harpe P, Hegt H, Philips K, de Groot H, van Roermund A (2012) A 5 bit 1 GS/s 2.7 mW 0.05 mm2 asynchronous digital slope ADC in 90 nm CMOS for IR UWB radio. In: Proceedings of the IEEE RFIC
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2013 Springer Science+Business Media New York
About this chapter
Cite this chapter
Harpe, P., Ding, M., Büsze, B., Zhou, C., Philips, K., de Groot, H. (2013). Time-Interleaved SAR and Slope Converters. In: van Roermund, A., Baschirotto, A., Steyaert, M. (eds) Nyquist AD Converters, Sensor Interfaces, and Robustness. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-4587-6_3
Download citation
DOI: https://doi.org/10.1007/978-1-4614-4587-6_3
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4614-4586-9
Online ISBN: 978-1-4614-4587-6
eBook Packages: EngineeringEngineering (R0)