Abstract
Dithering is applicable to any nonlinear system, to enhance linearity. We normally use the dithering to linearize the switched mode power amplifiers, while benefiting from good efficiency. The system architectures can be in many different forms: open or closed loop (with negative feedback), tracking of supply voltage or load impedance, and power combining with common mode dither. The dither can also be applied to different points of the system, depending on its frequency and the system architecture.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Pintelon R, Vandersteen G, Schoukens J, Rolain Y (2011) Fast FRF measurement of multivariable systems using periodic excitations. In: Instrumentation and measurement technology conference (I2MTC), 2011 IEEE, pp 1–6, 10–12 May 2011
Kobayashi H, Hinrichs JM, Asbeck PM (2001) Current-mode class-D power amplifiers for high-efficiency RF applications. IEEE Trans Microw theory Tech 49(12):2480–2485
Arfaei Malekzadeh F et al (2010) A new behavioral model for nonlinear analysis of class-D amplifiers for PWM applications. In: Proceeding of EuMW2010, Paris, France, 26 Sept–1 Oct 2010
Rice SO (1948) Statistical properties of a sine wave plus random noise. Bell Syst Tech J 27:109–157 eq. (2.8), Jan 1948
Anthony Lawrence Long (2003) High frequency current mode class-d amplifiers with high output power and efficiency, M.Sc. Book, Department of Electrical and Computer Engineering University of California, Santa Barbara, CA 93106–9560 May 2003
El-Hamamsy S-A (1994) Design of high-efficiency RF Class-D power amplifier. IEEE Trans Power Electron 9(3):297–308
Johnson T et al (2007) CMOS RF class-D power amplifier with bandpass sigma-delta modulation. Microelectron J 38(3):439–446
Chowdhury D, Thyagarajan SV, Ye L, Alon E, Niknejad AM (2011) A fully-integrated efficient CMOS inverse Class-D power amplifier for digital polar transmitters. In: Radio Frequency Integrated Circuits Symposium (RFIC), 2011 IEEE, pp 1–4, 5–7 June 2011
Piessens T, Steyaert MSJ (2005) Behavioral analysis of self-oscillating class-D line drivers. IEEE Trans Circuits Syst I Reg Papers 52(4):706–714
Odavic M, Sumner M, Zanchetta P, Clare JC (2010) A theoretical analysis of the harmonic content of PWM waveforms for multiple-frequency modulators. IEEE Trans Power Electron 25(1):131–141
Blachman NM (1975) Zero-crossing rate for the sum of two sinusoids or a signal plus noise. IEEE Trans Inf Theory, IT-21(6):671–675, Nov 1975
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2013 Springer Science+Business Media New York
About this chapter
Cite this chapter
Arfaei Malekzadeh, F., Mahmoudi, R., van Roermund, A. .M. (2013). Architectures and Topologies. In: Analog Dithering Techniques for Wireless Transmitters. Analog Circuits and Signal Processing, vol 3. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-4217-2_4
Download citation
DOI: https://doi.org/10.1007/978-1-4614-4217-2_4
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4614-4216-5
Online ISBN: 978-1-4614-4217-2
eBook Packages: EngineeringEngineering (R0)