Skip to main content
SpringerLink
Log in

Pump Control Circuits

  • Chapter
  • First Online:
On-chip High-Voltage Generator Design

Part of the book series: Analog Circuits and Signal Processing ((ACSP,volume 5))

  • 1949 Accesses

Abstract

This chapter is devoted to individual circuit block, i.e., pump regulators, oscillators, level shifters, and voltage references, to realize on-chip high-voltage generator together with charge pumps.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 89.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 119.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

General

  • Gray PR, Hurst PJ, Lewis SH, Meyer RG (2001) Analysis and design of analog integrated circuits. Wiley, New York. ISBN 0471321680

    Google Scholar 

  • Razavi B (2000) Design of analog CMOS integrated circuits. McGraw-Hill, New York. ISBN 0072380322

    Google Scholar 

Pump Regulator

  • Lucero EM, Challa N, Fields J (1983a) A 16 kbit smart 5 V-only EEPROM with redundancy. IEEE J Solid State Circuits 18(5):539–544

    Article  Google Scholar 

  • Mehrotra S, Wu TC, Chiu TL, Perlegos G (1984) A 64Kb CMOS EEROM with on-chip ECC. In: ISSCC, pp 142–143

    Google Scholar 

  • Mihara M, Miyawaki Y, Ishizaki O, Hayasaka T, Kobayashi K, Omae T, Kimura H, Shimizu S, Makimoto H, Kawajiri Y, Wada N, Sonoyama H, Etoh J (1999) A 29mm2 1.8 V-only 16 Mb DINOR flash memory with gate-protected poly-diode (GPPD) charge pump. In: IEEE international solid-state circuits conference, Feb 1999, pp 114–115

    Google Scholar 

  • Oto DH, Dahm VK, Gudger KH, Reitsma MJ, Gongwer GS, Hu YW, Olund JF, Jones SJ Jr, Nieh STK (1983) High-voltage regulation and process consideration for high-density 5V-only E2PROM’s. IEEE J Solid State Circuits SC-18:532–537

    Article  Google Scholar 

  • Suh KD, Suh BH, Um YH, Kim JK, Choi YJ, Koh YN, Lee SS, Kwon SC, Choi BS, Yum JS, Choi JH, Kim JR, Lim HK (1995) A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme. In: ISSCC, pp 128–129

    Google Scholar 

  • Tanaka S, Atsumi S, Momodomi M, Shinada K, Yoshikawa K, Nagakubo Y, Kanzaki K (1984) A programmable 256K CMOS EPROM with on-chip test circuits. In: ISSCC, pp 148–149

    Google Scholar 

  • Tanzawa T, Harrington PB (2010) Adjustable voltage regulator for providing a regulated output voltage. US Patent 7764563

    Google Scholar 

  • Venkatesh B, Chung M, Govindachar S, Santurkar V, Bill C, Gutala R, Zhou D, Yu J, Buskirk MV, Kawamura S, Kurihara K, Kawashima H, Watanabe H (1996) A 55ns 0.35μm 5V-only 16M flash memory with deep-power-down. In: IEEE international solid-state circuits conference, Feb 1996, pp 44–45

    Google Scholar 

Oscillator

  • Cernea RA, Samachisa G, Su CS, Tsai HF, Kao YS, Wang CY, Chen YS, Renninger A, Wong T, Brennan J Jr, Haines J (1989) A 1 Mb flash EEPROM. In: IEEE international solid-state circuits conference, Feb 1989, pp 138–139

    Google Scholar 

  • Tanzawa T, Tanaka T (1995) A stable programming pulse generator for high-speed programming single power supply voltage flash memories. In: IEEE symposium on VLSI circuits, June 1995, pp 73–74

    Google Scholar 

  • Watanabe Y, Ohsawa T, Sakurai K, Furuyama T (1989) A new CR-delay circuit technology for high-density and high-speed DRAM’s. IEEE J Solid State Circuits 24:905–910

    Article  Google Scholar 

Level Shifter

  • Dham V, Oto D, Gudger K, Congwer G, Hu Y, Olund J, Nieh S (1983) A 5V-only E2PROM using 1.5μ lithography. In: IEEE international solid-state circuits conference, Feb 1983, pp 166–167

    Google Scholar 

  • Donaldson D, Honnigford E, Toth L (1983) +5V-only 32K EEPROM. In: IEEE international solid-state circuits conference, Feb 1983, pp 168–169

    Google Scholar 

  • Futatsuyama T, Fujita N, Tokiwa N, Shindo Y, Edahiro T, Kamei T, Nasu H, Iwai M, Kato K, Fukuda Y, Kanagawa N, Abiko N, Matsumoto M, Himeno T, Hashimoto T, Liu YC, Chibvongodze H, Hori T, Sakai M, Ding H, Takeuchi Y, Shiga H, Kajimura N, Kajitani Y, Sakurai K, Yanagidaira K, Suzuki T, Namiki Y, Fujimura T, Mui M, Nguyen H, Lee SP, Mak A, Lutze J, Maruyama T, Watanabe T, Hara T, Ohshima S (2009) A 113mm2 32Gb 3b/cell NAND flash memory. In: IEEE international solid-state circuits conference, Feb 2009, pp 242–243

    Google Scholar 

  • Lucero EM, Challa N, Fields J (1983b) A 16 kbit smart 5 V-only EEPROM with redundancy. IEEE J Solid State Circuits 18(5):539–544

    Article  Google Scholar 

  • Mehrotra S, Wu TC, Chiu TL, Perlegos G (1984) A 64Kb CMOS EEROM with on-chip ECC. In: IEEE international solid-state circuits conference, Feb 1984, pp 142–143

    Google Scholar 

  • Tanaka S, Atsumi S, Momodomi M, Shinada K, Yoshikawa K, Nagakubo Y, Kanzaki K (1984) A programmable 256K CMOS EPROM with on-chip test circuits. In: IEEE international solid-state circuits conference, Feb 1984, pp 148–149

    Google Scholar 

  • Tanzawa T (2010) NBTI stress relaxation design for scaling high-voltage transistors in NAND Flash memories. In: IEEE international memory workshop, May 2010, pp 1–2

    Google Scholar 

  • Tanzawa T (2012) Level shifting circuit. US Patent #8184489

    Google Scholar 

  • Tanzawa T, Tanaka T, Takeuchi K, Nakamura H (1997) Circuit technologies for a single-1.8V flash memory. In: IEEE symposium on VLSI circuits, June 1997, pp 63–64

    Google Scholar 

  • Tanzawa T, Umezawa A, Kuriyama M, Taura T, Banba H, Miyaba T, Shiga H, Takano Y, Atsumi S (2001) Wordline voltage generating system for low-power low-voltage flash memories. IEEE J Solid State Circuits 36(1):55–63

    Article  Google Scholar 

  • Tanzawa T, Takano Y, Watanabe K, Atsumi S (2002) High-voltage transistor scaling circuit techniques for high-density negative-gate channel-erasing NOR flash memories. IEEE J Solid State Circuits 37(10):1318–25

    Article  Google Scholar 

  • Wada Y, Maruyama T, Chida M, Takeda S, Shinada K, Sekiguchi K, Suzuki V, Kanzaki K, Wada M, Yoshizawa M (1989) A 1.7 volts operating CMOS 64K bit E2PROM. In: IEEE symposium on VLSI circuits, June 1989, pp 41–42

    Google Scholar 

  • Yamagata T, Tomishima S, Tsukude M, Tsuruda T, Hashizume Y, Arimoto K (1995) Low voltage circuit design techniques for battery-operated and/or giga-scale DRAMs. IEEE J Solid State Circuits 30(11):1183–1188

    Article  Google Scholar 

Bandgap Reference

  • Banba H, Shiga H, Umezawa A, Miyaba T, Tanzawa T, Atsumi S, Sakui K (1998) A CMOS band-gap reference circuit with sub 1 V operation. In: Symposium on VLSI circuits, pp 228–229

    Google Scholar 

  • Brokaw A (1974) A simple three-terminal IC bandgap reference. In: IEEE international solid-state circuits conference, Feb 1974, pp 188–189

    Google Scholar 

  • Kuijk KE (1973) A precision reference voltage source. IEEE J Solid State Circuits 8(3):222–226

    Article  Google Scholar 

  • Meijer GCM, Verhoeff JB (1976) An integrated bandgap reference. IEEE J Solid State Circuits 11(3):403–6

    Article  Google Scholar 

  • Widlar R (1970) New developments in IC voltage regulators. In: IEEE international solid-state circuits conference, Feb 1970, pp 158–159

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Micron Japan, Ltd., Ota-ku, Tokyo, Japan

    Toru Tanzawa

Authors
  1. Toru Tanzawa
    View author publications

    You can also search for this author in PubMed Google Scholar

Rights and permissions

Reprints and permissions

Copyright information

© 2013 Springer Science+Business Media New York

About this chapter

Cite this chapter

Tanzawa, T. (2013). Pump Control Circuits. In: On-chip High-Voltage Generator Design. Analog Circuits and Signal Processing, vol 5. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-3849-6_4

Download citation

  • DOI: https://doi.org/10.1007/978-1-4614-3849-6_4

  • Published:

  • Publisher Name: Springer, New York, NY

  • Print ISBN: 978-1-4614-3848-9

  • Online ISBN: 978-1-4614-3849-6

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation