Abstract
This paper proposes a fast, novel approach for the HW/SW codesign of computer systems based on a computational capacity model. System node bandwidths and bandwidths used by the SW load underlie three sets of linear equations: a model system representing a load running on a computer, a design equation and objective function with goals as inputs, and a capacity sensitivity equation. These are augmented with nonlinear techniques to analyze multirate HW nodes as well as to synthesize system nodes when codesign goals exceed feasible engineering HW choices. Solving the equations rapidly finds the optimal costs of a broad class of architectures for a given computational load. The performance of each component can be determined globally and for each computational phase. The ideas are developed theoretically and illustrated by numerical examples plus results produced by a prototype CAPE tool implementation.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Carr, S., Kennedy, K.: Improving the ratio of memory operations to floating-point operations in loops. ACM Trans. Program. Lang. Syst. 16, 1768–1810 (1994). doi:http://doi.acm.org/10.1145/197320.197366
Emer, J., Ahuja, P., Borch, E., Klauser, A., Luk, C.K., Manne, S., Mukherjee, S., Patil, H., Wallace, S., Binkert, N., Espasa, R., Juan, T.: Asim: A performance model framework. Computer 35, 68–76 (2002). doi:http://doi.ieeecomputersociety.org/10.1109/2.982918
Jalby, W., Wong, D., Kuck, D., Acquaviva, J.T., Beyler, J.C.: Measuring computer performance. In this volume
Kuck, D.: Computer system capacity fundamentals. Tech. Rep. Technical Note 851, National Bureau of Standards (1974)
Kuck, D.: The Structure of Computers and Computations. Wiley, New York (1978)
Kuck, D.J., Kumar, B.: A system model for computer performance evaluation. In: Proc. 1976 ACM SIGMETRICS Conf. on Computer Performance Modeling Measurement and Evaluation, pp. 187–199. ACM, New York (1976). doi:http://doi.acm.org/10.1145/800200.806195
Lee, B., Brooks, D.: Spatial sampling and regression strategies. IEEE MICRO 27, 74–93 (2007). doi:http://doi.ieeecomputersociety.org/10.1109/MM.2007.61
Liu, L., Li, Z., Sameh, A.: Analyzing memory access intensity in parallel programs on multicore. In: Proc. 22nd Annual Int’l. Conf. Supercomput., ICS ’08, pp. 359–367. ACM, New York (2008). doi:http://doi.acm.org/10.1145/1375527.1375579
Uhlig, R.A., Mudge, T.N.: Trace-driven memory simulation: A survey. ACM Comput. Surv. 29, 128–170 (1997)
Williams, S., Waterman, A., Patterson, D.: Roofline: an insightful visual performance model for multicore architectures. Commun. ACM 52, 65–76 (2009). doi:http://doi.acm.org/10.1145/1498765.1498785
Acknowledgements
David Wong and Ahmed Sameh provided many insights in developing this material; David Wong designed and implemented the CAPE tool.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2012 Springer-Verlag London Limited
About this chapter
Cite this chapter
Kuck, D.J. (2012). Computational Capacity-Based Codesign of Computer Systems. In: Berry, M., et al. High-Performance Scientific Computing. Springer, London. https://doi.org/10.1007/978-1-4471-2437-5_2
Download citation
DOI: https://doi.org/10.1007/978-1-4471-2437-5_2
Publisher Name: Springer, London
Print ISBN: 978-1-4471-2436-8
Online ISBN: 978-1-4471-2437-5
eBook Packages: Computer ScienceComputer Science (R0)