Abstract
The purpose of this chapter is to introduce the basic concepts and approach to secure the hardware design intellectual properties (IPs) from unauthorized use. We borrow the idea of watermarking from the well-established field of multimedia data protection, where digital watermarks are embedded into the object and can be extracted when necessary to establish ownership. However, watermarking design IP is a much more challenging task.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Keating M, Bricaud P (1999) Reuse Methodology Manual, for System-On-a-Chip Designs, 2nd edn. Kluwer Academic Publishers, Dordrecht (Hingham, MA)
Virtual Socket Interface Alliance (2001) Intellectual Property Protection White Paper: Schemes, Alternatives and Discussion Version 1.1, January 2001
Virtual Socket Interface Alliance (2000) Virtual Component Identification Physical Tagging Standard (IPP 1 1.0), September 2000
VirtexTM-II Platform FPGA Data Sheet, http://www.xilinx.com
Altera Corporation. San Jose, California. http://www.altera.com/
Yip KW, Ng TS (2000) Partial-encryption technique for intellectual property protection of FPGA-based products. IEEE Trans Consumer Electron 46(1): 183–190
Kahng AB et al. (2001) Constraint-based watermarking techniques for design IP protection. IEEE Trans Comput Aided Design Integr Circuits Syst 20(10): 1236–1252
Qu G, Potkonjak M (2003) Intellectual Property Protection in VLSI Designs: Theory and Practice. Kluwer Academic Publishers, Dordrecht (Hingham, MA), ISBN 1–4020–7320–8
Yuan L, Pari P, Qu G (2004) Soft IP protection: watermarking HDL source codes. In: 6th Information Hiding Workshop (IHW’04), pp. 224–238, LNCS vol. 3200. Springer-Verlag, Berlin, Heidelberg, New York, May 2004
International Technology Roadmap for Semiconductors. http://public.itrs.net/Files/2001ITRS/
http://www.eecs.umich.edu/ ∼ jhayes/iscas
http://www.ece.cmu.edu/ ∼ ee545/s02/10/fpga 1813.txt
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2012 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
Qu, G., Yuan, L. (2012). Secure Hardware IPs by Digital Watermark. In: Tehranipoor, M., Wang, C. (eds) Introduction to Hardware Security and Trust. Springer, New York, NY. https://doi.org/10.1007/978-1-4419-8080-9_6
Download citation
DOI: https://doi.org/10.1007/978-1-4419-8080-9_6
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4419-8079-3
Online ISBN: 978-1-4419-8080-9
eBook Packages: EngineeringEngineering (R0)