Skip to main content
SpringerLink
Log in

Conclusions

  • Chapter
  • First Online:
Hardware Acceleration of EDA Algorithms

  • 1107 Accesses

Abstract

In recent times, the gain in single-core performance of general-purpose microprocessors has declined due to the diminished rate of increase of operating frequencies. This is attributed to the power, memory, and ILP walls that are encountered as VLSI technology scales. At the same time, microprocessors are becoming increasingly complex with multiple cores being implemented on the same IC.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
eBook
USD 16.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 149.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. http://www.cs.chalmers.se/cs/research/formalmethods/minisat/main.html. The MiniSAT Page

  2. NVIDIA Tesla GPU Computing Processor. http://www.nvidia.com/object/IO_43499.html

  3. OmegaSim Mixed-Signal Fast-SPICE Simulator. http://www.nascentric.com/product.html

  4. Lee, H.K., Ha, D.S.: An efficient, forward fault simulation algorithm based on the parallel pattern single fault propagation. In: Proceedings of the IEEE International Test Conference on Test, pp. 946–955. IEEE Computer Society, Washington, DC (1991)

    Google Scholar 

  5. Seiler, L., Carmean, D., Sprangle, E., Forsyth, T., Abrash, M., Dubey, P., Junkins, S., Lake, A., Sugerman, J., Cavin, R., Espasa, R., Grochowski, E., Juan, T., Hanrahan, P.: Larrabee: A many-core x86 architecture for visual computing. ACM Transactions on Graphics 27(3), 1–15 (2008)

    Article  Google Scholar 

  6. Silva, M., Sakallah, J.: GRASP-a new search algorithm for satisfiability. In: Proceedings of the International Conference on Computer-Aided Design (ICCAD), pp. 220–7 (1996)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. 109 Branchwood Trl, Coppell, TX, 75019, USA

    Kanupriya Gulati

  2. Department of Electrical & Computer Engineering, Texas A & M University, 214 Zachry Engineering Center, College Station, TX, 77843-3128, USA

    Sunil P. Khatri

Authors
  1. Kanupriya Gulati
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Sunil P. Khatri
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Kanupriya Gulati .

Rights and permissions

Reprints and permissions

Copyright information

© 2010 Springer Science+Business Media, LLC

About this chapter

Cite this chapter

Gulati, K., Khatri, S.P. (2010). Conclusions. In: Hardware Acceleration of EDA Algorithms. Springer, Boston, MA. https://doi.org/10.1007/978-1-4419-0944-2_12

Download citation

  • DOI: https://doi.org/10.1007/978-1-4419-0944-2_12

  • Published:

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4419-0943-5

  • Online ISBN: 978-1-4419-0944-2

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation