Abstract
Increasing digital system complexity and integration density motivate automation of the integrated circuit design process. High-level synthesis is a promising method of increasing designer productivity. Continued process scaling and increasing integration density result in increased power consumption, power density, and temperature. High-level synthesis for integrated circuit (IC) power and thermal optimization has been an active research area in the recent past. This chapter explains the challenges power and temperature optimization pose for high-level synthesis researchers and summarizes research progress to date.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2008 Springer Science + Business Media B.V
About this chapter
Cite this chapter
Shang, L., Dick, R.P., Jha, N.K. (2008). High-Level Synthesis Algorithms for Power and Temperature Minimization. In: Coussy, P., Morawiec, A. (eds) High-Level Synthesis. Springer, Dordrecht. https://doi.org/10.1007/978-1-4020-8588-8_15
Download citation
DOI: https://doi.org/10.1007/978-1-4020-8588-8_15
Publisher Name: Springer, Dordrecht
Print ISBN: 978-1-4020-8587-1
Online ISBN: 978-1-4020-8588-8
eBook Packages: EngineeringEngineering (R0)