This chapter focuses on system level design of algorithmic type ADCs which can be either cyclic or pipelined. Firstly, the ADC is reviewed at an algorithmic and system level. Next, the effects of hardware constraints on ADC accuracy are critically examined with specific attention paid to static and dynamic performance. The effects of errors on the ADC transfer characteristic are simulated and error bounds derived. Finally, those specific design issues affecting pipelined ADCs are examined. The performance of a pipelined ADC can be enhanced via the use of a multi-bit front-end stage and analogue hardware scaling down the remaining low-resolution back-end stages. This is critically analysed. Finally, a model is proposed to estimate the power per stage and hence total power consumption of the pipelined ADC.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Rights and permissions
Copyright information
© 2007 Springer
About this chapter
Cite this chapter
(2007). Design Criteria for Cyclic and Pipelined ADCs. In: Switched-Capacitor Techniques For High-Accuracy Filter And ADC Design. Analog Circuits And Signal Processing Series. Springer, Dordrecht. https://doi.org/10.1007/978-1-4020-6258-2_8
Download citation
DOI: https://doi.org/10.1007/978-1-4020-6258-2_8
Publisher Name: Springer, Dordrecht
Print ISBN: 978-1-4020-6257-5
Online ISBN: 978-1-4020-6258-2
eBook Packages: EngineeringEngineering (R0)