Skip to main content

Three-Dimensional Feedforward Neural Networks and Their Realization by Nano-Devices

  • Chapter
Artificial Intelligence in Logic Design

Part of the book series: Artificial Intelligence in Logic Design ((SECS,volume 766))

  • 291 Accesses

Abstract

The three-dimensional (3D) model of a feedforward neural network (NN) based on so called N-hypercube topology is proposed. The N-hypercube is different from the classical hypercube used in communication theory, and in Boolean algebra. This new structure has been created based on a novel algorithm for embedding a binary decision tree and binary decision diagram into a N-hypercube. It is shown that A-hypercube topology is a reasonable solution to implement NN of threshold gates, in particular, on the single-electron devices. The 3D design methodology of feedforward NN is oriented to technology mapping to nanodevices. Results of extensive experimental study of feedforward networks consisting of over 3500 N-hypercubes are presented.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  • Asahi, N., Akazawa, M. & Amemiya, Y. (1997). Single-Electron Logic Device Based on the Binary Decision Diagram. IEEE Transactions on Electron Devices 44(7): 1109–1116.

    Article  Google Scholar 

  • Bryant, R. E. & Meinel, C. (2002). Ordered Binary Decision Diagrams: Foundations, Applications and Innovations. In Hassoun, S. & Sasao, T. (eds.), Logic Synthesis and Verification, 285–307. Kluwer Academic Publishers.

    Google Scholar 

  • Fiesler, E. & Beale, R. (eds.) (1997). Handbook on Neural Computation. IOP Publishing Ltd and Oxford University Press.

    Google Scholar 

  • Frank, M. P. & Knight, T. F., Jr. (1998). Ultimate Theoretical Models of Nanocomputers. Nanotechnology (9): 162–176.

    Google Scholar 

  • Likharev, K. (1999). Single — Electron Devices and Their Applications. Proceedings of IEEE 87(4): 606–632.

    Article  Google Scholar 

  • Okabe, A., Boots, B. & Sugihara, K. (1992). Spatial Tessellations. Concept and Applications of Voronoi Diagrams. John Wiley & Sons.

    Google Scholar 

  • Roth, J. P. (1999). Mathematical Design: Building Reliable Complex Computer Systems. IEEE Press.

    Google Scholar 

  • Siu, K-Y., Roychowdhury, V. P. & Kailath, T. (1991). Depth-Size Tradeoffs for Neural Computation. IEEE Transactions on Computers C-40(12): 1402–1411.

    Article  MathSciNet  Google Scholar 

  • Saad, Y. & Schultz, M. H. (1988). Topological Properties of Hypercubes. IEEE Transactions on Computers. 37(7): 867–872.

    Article  Google Scholar 

  • Takahashi, Y., Fujiwara, A., Ono, Y. & Murase, K. (2000). Silicon Single-Electron Devices and Their Applications. In Proceedings of 30th IEEE International Symposium on Multiple-Valued Logic, 411–420.

    Chapter  Google Scholar 

  • Öhring, S. & Das, S. K. (1999). Incomplete Hypercubes: Embeddings of Tree-Related Networks. Journal of Parallel and Distributed Computing (26): 36–47.

    Article  Google Scholar 

  • Yamada, T., Kinoshita, Y., Kasai, S., Hasegawa, H. & Amemiya, Y. (2001). Quantum — Dot Logic Circuits Based on Shared Binary — Decision Diagram. Journal Applied Phys., Japan 40(7), Part 1: 4485–4488.

    Article  Google Scholar 

  • Yanushkevich, S., Shmerko, V., Malyugin, V. & Dziurzanski, P. (2002). Linarity of WordLevel Models: New Understanding. In Proceedings of IEEE/ACM 11th International Workshop on Logic and Synthesis, 67–72. New Orleans.

    Google Scholar 

  • Yanushkevich, S., Shmerko, V. & Dziurzanski, P. (2004). Logic Circuit Representation by Linear Decision Diagrams with Extention to Nanosructures. Automation and Remote Control. Special Issue on Arithmetical Logic in Control Systems. Plenum Academic Publishers, in press.

    Google Scholar 

  • Wasshuber, C. (2001). Computational Single-Electronics. Springer Verlag.

    Book  MATH  Google Scholar 

  • Webster, J. (ed.) (1999). Encyclopedia of Electrical and Electronics Engineering. John Willey & Sons.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer Science+Business Media Dordrecht

About this chapter

Cite this chapter

Shmerko, V.P., Yanushkevich, S.N. (2004). Three-Dimensional Feedforward Neural Networks and Their Realization by Nano-Devices. In: Artificial Intelligence in Logic Design. Artificial Intelligence in Logic Design, vol 766. Springer, Dordrecht. https://doi.org/10.1007/978-1-4020-2075-9_10

Download citation

  • DOI: https://doi.org/10.1007/978-1-4020-2075-9_10

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-90-481-6583-4

  • Online ISBN: 978-1-4020-2075-9

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics