This chapter describes the checks that are performed as part of static timing analysis. These checks are intended to exhaustively verify the timing of the design under analysis.
The two primary checks are the setup and hold checks. Once a clock is defined at the clock pin of a flip-flop, setup and hold checks are automatically inferred for the flip-flop. The timing checks are generally performed at multiple conditions including the worst-case slow condition and best-case fast condition. Typically, the worst-case slow condition is critical for setup checks and best-case fast condition is critical for hold checks - though the hold checks may be performed at the worst-case slow condition also.
The examples presented in this chapter assume that the net delays are zero; this is done for simplicity and does not alter the concepts presented herein.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Corresponding authors
Rights and permissions
Copyright information
© 2009 Springer-Verlag US
About this chapter
Cite this chapter
Bhasker, J., Chadha, R. (2009). Timing Verification. In: Static Timing Analysis for Nanometer Designs. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-93820-2_8
Download citation
DOI: https://doi.org/10.1007/978-0-387-93820-2_8
Published:
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-93819-6
Online ISBN: 978-0-387-93820-2
eBook Packages: EngineeringEngineering (R0)