Chapter PDF
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
V. H. Allan, R. B. Jones, R. M. Lee, and S. J. Allan. Software pipelining. In ACM, Computing Surveys, September 1995.
J. R. Allen, K. Kennedy, and J. Warren. Conversion of control dependence to data dependence. In Proc. 10th Ann. Symp. Principles of programming languages, January 1983.
J. Cong, Y. Fan, G. Han, X. Yang, and Z. Zhang. Architecture and synthesis for onchip multicycle communication. IEEE Trans. on CAD of integrated circuits and systems, 23 (4):550-564, April 2004.
J. Jeon, D. Kim, D. Shin, and K. Choi. High-level synthesis under multi-cycle interconnect delay. In Proc. ASPDAC, pages 662-667, January 2001.
D. Kim, J. Jung, S. Lee, J. Jeon, and K. Choi. Behavior-to-placed rtl synthesis with performance-driven placement. In Proc . Computer Aided Design, pages 320-326, November 2001.
J. Lee, K. Choi, and N. D. Dutt. An algorithm for mapping loops onto coarse-grained reconfigurable architectures. In Proc. of LCTES, pages 183-188, June 2003.
J. Losa, A. Gonzalez, E. Ayguade, and M. Valero. Swing modulo scheduling: a lifetime sensitive approach. In PACT’96, pages 80-87, October 1996.
J. Losa, A. Gonzalez, E. Ayguade, M. Valero, and J. Eckhardt. Lifetime-sensitive modulo scheduling in a production environment. IEEE Trans. On Comps., 50(3):234-249, March 2001.
B. Mei, S. Vernalde, D. Verkest, H. D. Man, and R. Lauwereins. Exploiting loop-level parallelism on a coarse-grained reconfigurable architectures using modulo scheduling. In Proc. Computers and digital techniques, pages 255-261, 2003.
P. Paulin and J. Knight. Force-directed scheduling for behavioral synthesis of asics. IEEE Trans. on CAD, 8(6):661-679, June 1989.
B. R. Rau. Iterative modulo scheduling:an algorithm for software pipelining loops. In Proc. the 27th Annual International Symposium on Microarchitecture, pages 63-74, November 1994.
Semiconductor Industry Association. International technology roadmap for semiconductors, 2003.
S. Gao, K. Seto, S. Komatsu, and M. Fujita. Pipeline scheduling for array based reconfigurable architectures considering interconnect delays. In Proc. of ICFPT, pages 137-144, December 2005.
Naveed Sherwani. Algorithms for VLSI physical design automation. Kluwer Academic Publishers, 1999.
Xilinx Web Site. http://www.xilinx.com.
M. Xu and F. J. Kurdahi. Layout-driven high level synthesis for fpga based architectures. In Proc. of DATE, pages 446-450, 1998.
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2007 International Federation for Information Processin
About this paper
Cite this paper
Gao, S., Seto, K., Komatsu, S., Fujita, M. (2007). Interconnect-aware Pipeline Synthesis for Array based Reconfigurable Architectures. In: Rettberg, A., Zanella, M.C., Dömer, R., Gerstlauer, A., Rammig, F.J. (eds) Embedded System Design: Topics, Techniques and Trends. IFIP – The International Federation for Information Processing, vol 231. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-72258-0_11
Download citation
DOI: https://doi.org/10.1007/978-0-387-72258-0_11
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-72257-3
Online ISBN: 978-0-387-72258-0
eBook Packages: Computer ScienceComputer Science (R0)