Abstract
In this paper we consider path delay fault testing of a class of isomorphic Multistage Interconnection Networks (MINs) with centralized control using as representative the nxn Omega network. We show that the number of paths is 3n2-2n and we give a method for testing those applying only 2(3n-2) pairs of test vectors. We also show that this is the least number of test vector pairs that are required for testing all paths of the MIN. We also give a path selection method such that: a) the number of selected paths, that is, the number of paths that must be tested, is a small percentage of all paths and the propagation delay along every other path can be calculated from the propagation delays along the selected paths, b) all the selected paths are tested by using 2(3log2n+1) test vector pairs. Both methods derive strong delay—verification test sets.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
H. J. Siegel, Interconnection Networks for Large-Scale Parallel Processing, 2nd ed., New York: McGraw-Hill, 1990.
T. Feng, “A survey of Interconnection Networks”, Computer, pp. 12–27, December 1981.
D. P. Agrawal, “Testing and Fault Tolerance of Multistage Interconnection Networks”, Computer, pp. 41–53, April 1982.
V. P. Kumar and S. M. Reddy, “Augmented shuffle-exchange multistage interconnection networks”, Computer, pp. 30–40, June 1987.
Z. Brasilai and B. Rosen, “Comparison of ac self-testing procedures”, Proc. of ITC-83, pp. 560–571.
K. D. Wagner, “The error latency of delay faults in combinational and sequential circuits”, Proc. of ITC-85, pp. 334–341.
G. L. Smith, “Model for delay faults based upon paths”, Proc. of ITC-85, pp. 342–349.
J. D. Lesser and J. J. Shedletsky, “An Experimental Delay Test Generator for LSI Logic”, IEEE Trans. on Computers, vol. C-29 (3), pp. 235–248, March 1980.
W. K. Lam, et al., “Delay fault coverage, test set size and performance trade-offs”, IEEE Trans. on CAD, vol. 14 (1), pp. 32–44, Jan. 1995.
S. Tani, et al., “Efficient Path Selection for Delay Testing Based on Partial Path Evaluation”, Proc. of 16th IEEE VLSI Test Symposium, pp. 188–193, 1998.
T. Haniotakis, Y. Tsiatouhas and D. Nikolos, “C-Testable One-Dimensional ILAs with Respect to Path Delay Faults: Theory and Applications”, 1998 IEEE Int. Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 155–163.
C. Wu and T. Feng, “On a Class of Multistage Interconnection Networks”, IEEE Transactions on Computers, vol. C-29 (8), pp. 694–702, August 1980.
M. A. Franklin, D.F. Wann and W.J. Thomas, “Pin Limitations and partitioning of VLSI Interconnection Networks”, IEEE Trans. on Computers, vol. C-31, pp. 1109–1116, November 1982.
C. J. Lin and S. M. Reddy, “On Delay Fault Testing in Logic Circuits”, IEEE Trans. On CAD, pp. 694–703, September 1987.
K. Pramanick and S. M. Reddy, “On the Design of Path Delay Fault Testable Combinational Circuits”, Proc. of Fault Tolerant Computing, pp. 374–381, 1990.
J. Lin, S. M. Reddy and S. Patil, “An Automatic Test Pattern Generator for the Detection of Path Delay Faults”, Proc. of Int’l Conf. on CAD, pp. 284–287, 1987.
W. Ke and P. R. Menon, “Synthesis of Delay-Verifiable Combinational Circuits”, IEEE Trans. on Computers, pp. 213–222, Feb. 1995.
H. S. Stone, “Parallel Processing with the perfect shuffle”, IEEE Trans. on Computers, vol.C-20, pp. 153–161, 1971.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1999 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Bellos, M., Nikolos, D., Vergos, H.T. (1999). Path Delay Fault Testing of a Class of Circuit-Switched Multistage Interconnection Networks. In: Hlavička, J., Maehle, E., Pataricza, A. (eds) Dependable Computing — EDCC-3. EDCC 1999. Lecture Notes in Computer Science, vol 1667. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-48254-7_19
Download citation
DOI: https://doi.org/10.1007/3-540-48254-7_19
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-66483-3
Online ISBN: 978-3-540-48254-3
eBook Packages: Springer Book Archive