Abstract
An obvious problem is the case of faulty control signals for fault-free components. Encoding and/or prediction techniques for component checks are useless if the wrong function is observed. Controller faults are to be seen in connection with an error latency. It leads often to exceptions, whereby the time of fault occurrence is rarely identifiable. Therefore, a large number of strategies was proposed for control flow check in processors. Mostly used techniques are based on signature analysis [61],[62], [35], [63]. For instance in [35], a special watchdog circuit is able to observe control flow signatures. Hellebrand and Wunderlich have proposed methods that perform controller error detection in the next clock cycle based on feedback shift registers and signature analysis [64]. These and similar techniques are in most cases combined with an error detection latency due to the analysis with shift registers. Because this delay doesn’t allow fast recovering strategies like a micro-rollback, an on-line error detection within the same clock cycle is strongly necessary.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2002 Springer-Verlag Berlin Heidelberg
About this chapter
Cite this chapter
Pflanz, M. (2002). 4. On-line Check Technology for Processor Control Signals. In: Pflanz, M. (eds) On-line Error Detection and Fast Recover Techniques for Dependable Embedded Processors. Lecture Notes in Computer Science, vol 2270. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-45858-1_4
Download citation
DOI: https://doi.org/10.1007/3-540-45858-1_4
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-43318-7
Online ISBN: 978-3-540-45858-6
eBook Packages: Springer Book Archive