This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Bibliography
C. Clare, Designing logic system using state machines, Mc Graw Hill, (1973).
C.R. Clare, Designing logic system using state machine, McGraw Hill Book Company, 1973. [2] T. Nakayama, A 60ns 16Mb Flash EEPROM with Program and Erase Sequence Controller, ISSCC91, paper FA 16.1, pag. 260–261.
R. Sasagawa, I. Fukushi, M. Hamaminato, and S. Kawashima, “High-speed cascode sensing scheme for 1.0-V contact-programming Mask ROM”, in Symp. VLSI Circuits Dig. Tech. Papers, pp. 95–96, 1999.
Jinn-Shyan Wang, Ching-Rong Chang, Chingwei Yeh, “Analysis and design of high-speed and low-power CMOS PLAs”, IEEE Journal of Solid-State Circuits, vol. 36, pp. 1250–1262, (August 2001).
Byung-Do Yang, Lee-Sup Kim, “A low-power ROM using charge recycling and charge sharing techniques”, IEEE Journal of Solid-State Circuits, vol. 38, pp. 641–653, April 2003
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this chapter
Cite this chapter
(2005). Program and Erase Controller. In: VLSI-Design of Non-Volatile Memories. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-26500-7_17
Download citation
DOI: https://doi.org/10.1007/3-540-26500-7_17
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-20198-4
Online ISBN: 978-3-540-26500-9
eBook Packages: EngineeringEngineering (R0)