Abstract
The lower bound for the minimal bisection width of the tree of meshes with respect to all vertices (w.r.t. all leaves) is determined in both cases. On the basis of these results the lower bounds of layout area with all vertices (leaves) on the perimeter of the bounding convex region, which coincide with upper bounds, are stated.
Preview
Unable to display preview. Download preview PDF.
References
Brent, R.P., Kung, H.T.: On the area of binary tree layouts. Information Processing Letters, 11, 1980, pp. 44–46.
Leiserson, C.E.: Area — efficient graph layouts (for VLSI). Proc. of the 21-st Annual IEEE Symp. on Found. of CS, Oct. 1980, pp. 270–281.
Valiant, L.G.: Universality considerations in VLSI circuits. IEEE Transactions on Computers, Vol. C-30, No. 2, Feb. 1981, pp. 135–140.
Leighton, F.T.: New lower bound techniques for VLSI. Proc. of the 22-nd Annual IEEE Symp. on Found. of CS, 1981, pp. 1–12.
Thompson, C.D.: A complexity theory for VLSI. CMU-CS-80-140, Carnegie — Mellon University, 1980.
Garey, M.R., Johnson, D.S., Stockmeyer, L.: Some simplified polynomial complete problems. SIGACT, 1974, pp. 47–63.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1984 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Sýkora, O., Vrto, I. (1984). Optimal layouts of the tree of meshes with vertices on the perimeter of the bounding convex region. In: Fontet, M., Mehlhorn, K. (eds) STACS 84. STACS 1984. Lecture Notes in Computer Science, vol 166. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-12920-0_19
Download citation
DOI: https://doi.org/10.1007/3-540-12920-0_19
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-12920-2
Online ISBN: 978-3-540-38805-0
eBook Packages: Springer Book Archive