Abstract
Microprocessor design continues to be driven by the economics of Moore’s Law. Each new process generation doubles the number of transistors available to microprocessor architects and designers. Design complexity continues to increase, and so does verification complexity, in order to keep microprocessor performance scaling up with Moore’s Law. Moving forward, we are facing even tougher challenges associated with the power scaling and reliability issues of future transistor devices. To build high performance, power efficient, reliable microprocessors using unreliable devices, we have to take a holistic approach, and deliver innovative technology solutions across the entire stack: circuit, micro-architecture, architecture, platform, and embedded software. Here we examine several future design trends and their implications on verification.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Yang, J. (2006). Verification Challenges and Opportunities in the New Era of Microprocessor Design. In: Graf, S., Zhang, W. (eds) Automated Technology for Verification and Analysis. ATVA 2006. Lecture Notes in Computer Science, vol 4218. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11901914_2
Download citation
DOI: https://doi.org/10.1007/11901914_2
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-47237-7
Online ISBN: 978-3-540-47238-4
eBook Packages: Computer ScienceComputer Science (R0)