This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
J. Tschanz, S. Narendra, Y. Ye, B. Bloechel, S. Borkar, and V. De, “Dynamic sleep transistor and body bias for active leakage power control of microprocessors,” IEEE Journal of Solid-State Circuits, vol. 38, pp. 1838–1845, Nov. 2003.
N. A. Kurd et. al., “A multi-gigahertz clocking scheme for Intel® Pentium® 4 microprocessor.” IEEE Journal of Solid-State Circuits, vol. 36, pp. 1647–1653, Nov. 2001.
S. Vangal et. al, “5GHz 32b integer-execution core in 130nm dual-VT CMOS.” IEEE Journal of Solid-State Circuits, vol. 37, pp. 1421–1432, Nov. 2002.
W. Lee, et al., “A IV DSP for Wireless Communications,” IEEE International Solid-State Circuits Conference, pp. 92–93, Feb. 1997.
T. Yamashita, et al, “A 450 Mhz 64b RISC Processor Using Multiple Threshold Voltage CMOS,” IEEE International Solid-State Circuits Conference, pp. 414–415, Feb 2000.
J. Tschanz et. al., “Design Optimizations of a High Performance Microprocessor Using Combinations of Dual-Vt Allocation and Transistor Sizing,” Symp. of VLSI Circuits, pp. 218–219, June 2002.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer Science+Business Media, Inc.
About this chapter
Cite this chapter
Narendra, S., Tschanz, J., Borkar, S., De, V. (2006). Active Leakage Reduction and Multi-Performance Devices. In: Leakage in Nanometer CMOS Technologies. Series on Integrated Circuits and Systems. Springer, Boston, MA. https://doi.org/10.1007/0-387-28133-9_8
Download citation
DOI: https://doi.org/10.1007/0-387-28133-9_8
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-25737-2
Online ISBN: 978-0-387-28133-9
eBook Packages: EngineeringEngineering (R0)