This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
A. Keshavarzi, K. Roy, and C. F. Hawkins, “Intrinsic leakage in low power deep submicron CMOS ICs,” Proceedings of International Test Conference, pp.146, 1997.
H. Mizuno, K. Ishibashi, T. Shimura, T. Hattori, S. Narita, K. Shiozawa, S. Ikeda, and K. Uchiyama, “An 18-uA Standby Current 1.8-V, 200-MHz Microprocessor with Self-Substrate-Biased Data-Retention Mode,” IEEE Journal of Solid-State Circuits, vol.34, no.11,pp. 1492, 1999.
M. Miyazaki, G. Ono, and K. Ishibashi, “A 1.2-GIPS/W Microprocessor Using Speed-Adaptive Threshold-Voltage CMOS with Forward Bias,” IEEE Journal of Solid-State Circuits, vol.37, no.2, pp. 210, 2002.
T. Kamei, M. Ishikawa, T. Hiraoka, T. Irita, M. Abe, Y. Saito, Y. Tawara, H. Ide, M. Furuyama, S. Tamaki, Y. Yasu, Y. Shimazaki, M. Yamaoka, H. Mizuno, N. Irie, O. Nishii, F. Arakawa, K. Hirose, S. Yoshioka, and T. Hattori, “A Resume-Standby Application Processor for 3G Cellular Phones,” International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 336, 2004.
Y. Kanno, H. Mizuno, N. Oodaira, Y. Yasu, and K. Yanagisawa, “u I/O Architecture for 0.13-um Wide-Voltage-Range System-on-a-Package (SoP) Designs,” Symposium of VLSI Circuits Digest of Technical Papers, pp. 168, 2002.
M. Yamaoka, Y. Shinozaki, N. Maeda, Y. Shimazaki, K. Kato, S. Shimada, K. Yanagisawa, and K. Osada, “A 300MHz 25uA/Mb Leakage On-Chip SRAM Module Featuring Process-Variation Immunity and Low-Leakage-Active Mode for Mobile-Phone Application Processor,” International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pp. 494, 2004.
M. Horiguchi, T. Sakata, and K. Itoh, “Switched-Source-Impedance CMOS Circuit for Low Standby Subthreshold Current Giga-Scale LSI’s,” IEEE Journal of Solid-State Circuits, vol. 28, no. 11, pp. 1131, 1993.
T. Kawahara, M. Horiguchi, Y. Kawajiri, G. Kitsukawa, T. Kure, and M. Aoki, “Subthreshold Current Reduction for Decoded-Driver by Self-Reverse Biasing,” IEEE Journal of Solid-State Circuits, vol. 28, no. 11, pp. 1136, 1993.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer Science+Business Media, Inc.
About this chapter
Cite this chapter
Miyazaki, M., Mizuno, H., Kawahara, T. (2006). Case Study: Leakage Reduction in Hitachi/Renesas Microprocessors. In: Leakage in Nanometer CMOS Technologies. Series on Integrated Circuits and Systems. Springer, Boston, MA. https://doi.org/10.1007/0-387-28133-9_10
Download citation
DOI: https://doi.org/10.1007/0-387-28133-9_10
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-25737-2
Online ISBN: 978-0-387-28133-9
eBook Packages: EngineeringEngineering (R0)