This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
D. Burger, J. Goodman, and A. Kägi (1996): Memory Bandwidth Limitations of Future Microprocessors, International Symposium on Computer Architecture.
Y. Choi, A. Knies, L. Gerke, and T. Ngai (2001): The Impact of If-Conversion on Branch Prediction and Program Execution on the Intel Itanium Processor, International Symposium on Microarchitecture.
N. Jouppi (1990): Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-associative Cache and Prefetch Buffers, International Symposium on Computer Architecture.
J. Hennessy and D. Patterson (1996): Computer Architecture: A Quantitative Approach, Morgan-Kaufman.
J. Huang and D. J. Lilja (2003): Balancing Reuse Opportunities and Performance Gains with Sub-Block Value Reuse, IEEE Transactions on Computers, 52, 1032–1050.
M. Lipasti, C. Wilkerson, and J. Shen (1996): Value Locality and Load Value Prediction, International Conference on Architectural Support for Programming Languages and Operating Systems.
S. Mahlke, R. Hank, R. Bringmann, J. Gyllenhaal, D. Gallagher, and W. Hwu (1994): Characterizing the Impact of Predicated Execution on Branch Prediction, International Symposium on Microarchitecture.
E. Rotenberg, S. Bennett, and J. Smith (1996): Trace Cache: A Low Latency Approach to High Bandwidth Instruction Fetching, International Symposium on Microarchitecture.
J. Shen and M. Lipasti (2003): Modern Processor Design, Fundamentals of Superscalar Processors, McGraw-Hill.
J. Silc, B. Robic, and T. Ungerer (1999): Processor Architecture: From Dataflow to Superscalar and Beyond, Springer-Verlag.
D. Sima, T. Fountain, and P. Kacsuk (1997): Advanced Computer Architectures, A Design Space Approach, Addison Wesley Longman.
A. Sodani and G. Sohi (1997): Dynamic Instruction Reuse, International Symposium on Computer Architecture.
J. Tsai, J. Huang, C. Amlo, D. Lilja, and P. Yew (1999): The Superthreaded Processor Architecture, IEEE Transactions on Computers, 48(9).
D. Tullsen, S. Eggers, and H. Levy (1995): Simultaneous Multithreading: Maximizing On-Chip Parallelism, International Symposium on Computer Architecture.
S. VanderWiel and D. Lilja (2000): Data Prefetch Mechanisms, ACM Computing Surveys, 32(2), 174–199.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer Science+Business Media, Inc.
About this chapter
Cite this chapter
Yi, J.J., Lilja, D.J. (2006). Computer Architecture. In: Zomaya, A.Y. (eds) Handbook of Nature-Inspired and Innovative Computing. Springer, Boston, MA. https://doi.org/10.1007/0-387-27705-6_9
Download citation
DOI: https://doi.org/10.1007/0-387-27705-6_9
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-40532-2
Online ISBN: 978-0-387-27705-9
eBook Packages: Computer ScienceComputer Science (R0)