Abstract
Embedded software accounts for more than half of the total development time of a system on a chip (SoC). The complexity of the hardware is becoming so high that the definition of the chip architecture and the verification of the implementation require new techniques. In this chapter we describe our proposed methodology for supporting these new challenges as an extension of the ASIC flow. Our main contribution is the identification and systematic usage in an industrial environment of an abstraction layer that describes SoC architecture to enable three critical activities: early software development, functional verification and architecture analysis. The models are also referred to as Transaction Level Models (TLM) because they rely on the concept of transactions to communicate. Examples of a multimedia platform and of an ARM subsystem highlight practical benefits of our approach.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Kluwer Academic Publishers
About this chapter
Cite this chapter
Clouard, A., Jain, K., Ghenassia, F., Maillet-Contoz, L., Strassen, JP. (2003). Using Transactional Level Models in a SoC Design Flow. In: Müller, W., Rosenstiel, W., Ruf, J. (eds) SystemC. Springer, Boston, MA. https://doi.org/10.1007/0-306-48735-7_2
Download citation
DOI: https://doi.org/10.1007/0-306-48735-7_2
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4020-7479-0
Online ISBN: 978-0-306-48735-4
eBook Packages: Springer Book Archive