Abstract
One of the main problems when designing today’s ASICs, is to distribute a skew-free synchronous clock over the whole chip. A large part of the power is also consumed in the clock-tree, in some cases as much as 50% of the total power consumption of the chip, because the large wires in the clock-tree are switched often. To attack these two problems, several methods have been discussed in the research literature over the years, from the more obvious solution of using asynchronous communication between locally clocked regions (Globally Asynchronous Locally Synchronous - GALS) to more fancy methods like distributing a standing wave on the clock-wires across the whole chip. In this chapter, we go through different clocking methods that has been proposed over the years and are suitable for the NoC scheme as well as presenting a new and clever way of distributing a Quasi-synchronous, i.e., a perfectly synchronous, but not skew-less, clock across an entire NoC-chip.
Keywords
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
E. G. Friedman, “Clock Distribution Networks in Synchronous Digital Integrated Circuits”, In Proceedings of the IEEE, Vol. 89, No. 5, May 2001.
A. Hemani, T. Meincke, S. Kumar, A. Postula, T. Olsson, P. Nilsson, J. Öberg, P. Ellervee, D. Lindqvist, “Lowering Power Consumption in Clock by Using Globally Asynchronous, Locally Synchronous Design Style”, In the Proc. of DAC’99 (36th DAC), pp. 873–878, New Orleans, LA, USA, June 21–25, 1999.
V. Chi, “Salphasic Distribution of Clock Signals for Synchronous Systems”, IEEE Trans. on Computers, Vol. 43, No. 5, May 1994, pp. 597–602.
S. Rusu, “Trends and Challanges in Clock Generation and Distribution”, Esscirc Workshop Tutorial presentation, Esscirc 2002, Florence, Italy.
M. Hataminian, and G. Cash, “A 70-MHz 8 bit × 8 bit parallel pipelined multiplier in 2.5 mm CMOS”, IEEE Journal on Solid-State Circuits, Vol. SC-21, pp. 505–513, Aug. 1986.
M. Hataminian, and G. Cash, “High speed signal processing, pipelining, and VLSI”, in Proc. of IEEE International Conference on Acoustics, Speech, and Signal Processing, pp. 1173–1176, April 1986.
W. J. Dally, J. Poulton, “Digital Systems Engineering”, Cambridge University Press, 1998, ISBN 0-521-59292-5.
M. Horowitz, “Clocking strategies in high performance processors”, In Proc. of IEEE Symposium of VLSI Circuits, pp. 50–53, June 1992.
D. W. Dobberpuhl et al., “A 200-MHz 64-b dual-issue CMOS microprocessor”, IEEE Journal on Solid-State Circuits, vol. 27., pp. 1555–1565, Nov. 1992.
J. Montanaro et al., “A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor”, Digital Tech. Journal, Vol. 9, No. 1, pp. 49–62, 1997.
P.E. Gronowski et al., “High-performance microprocessor design”, IEEE Journal on Solid-State Circuits, Vol. 33., pp. 676–686, May 1998.
D.W. Bailey and B.J. Benschneider, “Clocking design and analysis for a 600-MHz alpha microprocessor”, IEEE Journal on Solid-State Circuits, Vol. 3, pp. 1627–1633, Nov. 1998.
F. E. Anderson, et al., “The Core Clock System on the Next Generation Itanium Microprocessor”, ISSCC Technical Digest of papers, 2002.
J. Wood, et al., “Multi-gigahertz low-power low-skew rotary clock scheme”, ISSCC Digest of Technical papers, pp. 400–401, 2001.
A.V. Mule, S. M. Schultz, T. K. Gaylord, J. D. Meindl, “An Optical Clock Distribution Network for Gigascale Integration” In Proc. of IEEE Interconnect Technology Conference, pp. 6–8, 2000.
I. Söderquist, “Globally-Updated Mesochronous Design Style (GUM-design-style)”, In Proc. of Esscirc-2002, pp. 603–606, 2002.
F. Mu, C. Svensson, “Self-Tested Self-Synchronization Circuit for Mesochronous Clocking”, In IEEE Trans, on Circuits and Systems-II; Analog and Digital Signal Processing, pp. 129–140, Vol. 48, No. 2, Feb. 2001.
M. Millberg, “The Nostrum Protocol Stack and Suggested Services Provided by the Nostrum Backbone”, Technical Report, Royal Institute of Technology, TRITA-IMITLECS-R02:01, 2002.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Kluwer Academic Publishers
About this chapter
Cite this chapter
Öberg, J. (2003). Clocking Strategies for Networks-on-Chip. In: Jantsch, A., Tenhunen, H. (eds) Networks on Chip. Springer, Boston, MA. https://doi.org/10.1007/0-306-48727-6_8
Download citation
DOI: https://doi.org/10.1007/0-306-48727-6_8
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4020-7392-2
Online ISBN: 978-0-306-48727-9
eBook Packages: Springer Book Archive