Abstract
CMOS memories are used in a much greater quantity than all the other types of semiconductor integrated circuits, and appear in an astounding variety of circuit organizations. This introductory chapter describes concisely the architectures of the circuit organizations which are basic, have been widely implemented and have foreseeable future potentials to be applied in memory designs. The architectures of the different CMOS memories reveal what their major constituent circuits are, and how these circuits associate and interact to perform specific memory functions. Furthermore, the examinations of memory architectures aid to understand and to devise performance improvements through organizational approaches, and lay the foundation to the detailed discussion of the CMOS memory circuits delivered in the next chapters.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
G. Luecke, J. P. Mize and W. N. Carr, “Semiconductor Memory Design and Application,” McGraw-Hill Book Company, 1973.
W. D. Brown and J. E. Brewer, “Nonvolatile Semiconductor Memory Technology,” IEEE Press, 1997.
S. Przybylski, “The New DRAM Architectures,” IEEE ISSCC’ 97, Tutorial, pp. 9–13, February 1997.
J. L. Henessy and D. A. Patterson, “Computer Architecture: A Quantitative Approach,” Morgan Kaufman, 1990.
B. Prince, “High Performance Memories,” John Wiley and Sons, 1996.
J. M. Rabaey, M. Pedram and P. Landman, “Low Power Design Methodologies,” Kluwer Academic, pp. 201–251, 1996.
H.-J. Yoo, “A Study of Pipeline Architectures for High-Speed Synchronous DRAMs,” IEEE Journal of Solid-State Circuits, Vol. 32, No. 10, pp. 1597–1603, October 1997.
T. P. Haraszti, “High Performance, Fault Tolerant Orthogonal Shuffle Memory and Method,” United States Patent Number 5,612,964, March 1997.
T. Kohonen, “Content-Addressable Memories,” Springer-Verlag, 1980.
Goodyear Aerospace “STARAN”, Company Document GER-15636B, GER-15637B, GER-15643A, GER-15644A, GER-16139, 1974.
J. Handy, “The Cache Memory Book,” Academic Press, 1993.
S. A. Przybilsky, “Cache and Memory Hierarchy Design,” Morgen Kaufmann, 1990.
R. Myravaagens, “Rambus Memories Shipping from Toshiba,” Electronics Products, November 1993.
Ramlink Committee, Electronic Industries Association, “Standard for Semiconductor Memories,” JEDEC No. JESD216, IEEE Computer Society No. P1596.4, 1996.
H. Ikeda and H. Inukai, “High Speed DRAM Architecture Development,” IEEE Journal of Solid State Circuits, Vol. 34, No. 5, pp. 685–692, May 1998.
Rights and permissions
Copyright information
© 2002 Kluwer Academic Publishers
About this chapter
Cite this chapter
(2002). Introduction to CMOS Memories. In: Cmos Memory Circuits. Springer, Boston, MA. https://doi.org/10.1007/0-306-47035-7_1
Download citation
DOI: https://doi.org/10.1007/0-306-47035-7_1
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-7923-7950-8
Online ISBN: 978-0-306-47035-6
eBook Packages: Springer Book Archive