Abstract
An application specific FPGA (ASIF) is an FPGA with reduced flexibility and improved density. A heterogeneous ASIF is reduced from a heterogeneous FPGA for a predefined set of applications. This work presents a new tree-based heterogeneous ASIF and uses two sets of open core benchmarks to explore the effect of lookup table (LUT) and arity size on it. For tree-based ASIF, LUT size is varied from 3 to 7 while arity size is varied from 4 to 8 and 16. Experimental results show that smaller LUTs with higher arity sizes produce good area results. However, smaller LUTs produce worse results in terms of delay. Further experimental results show that for tree-based ASIF, the combination LUT 4 with arity 16 for SET I and LUT 3 with arity 16 for SET II gives best results in terms of area-delay product. Area comparison between mesh and tree-based ASIFs shows that tree-based ASIF gives 11.27% routing area gain for SET I and gives almost same area results for SET II while consuming 70.30% and 69.80% less wires for SET I and SET II benchmarks respectively. Finally the quality analysis shows that tree-based ASIF produces around 18% better results compared to mesh-based ASIF.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Berkeley logic synthesis and verification group,university of california, berkeley. berkeley logic interchange format (blif), http://vlsi.colorado.edu/vis/blif.ps
Greiner, A., Pecheux, F.: Alliance: A complete set of cad tools for teaching vlsi design. In: 3rd Eurochip Workshop (1992)
Karypis, G., Kumar, V.: Multilevel k-way hypergraph partitioning. In: Proceedings of 36th Design Automation Conference, pp. 343–348 (1999)
Kuon, I., Rose, J.: Measuring the gap between FPGAs and ASICs. In: 14th International Symposium on Field Programmable Gate Arrays, pp. 21–30 (2006)
Landman, B., Russo, R.: On Pin Versus Block Relationship for Partition of Logic Circuits. IEEE Transactions on Computers 20(1469-1479) (1971)
Lemieux, G., Lee, E., Tom, M., Yu, A.: Directional and single-driver wires in fpga interconnect. In: IEEE Conference on FPT, pp. 41–48 (2004)
Luu, J., Kuon, I., Jamieson, P., Campbell, T., Ye, A., Fang, W., Rose, J.: VPR 5.0: FPGA cad and architecture exploration tools with single-driver routing, heterogeneity and process scaling. In: International Symposium on Field Programmable Gate Arrays, pp. 133–142 (2009)
Marquardt, A., Betz, V., Rose, J.: Using cluster based logic blocks and timing-driven packing to improve fpga speed and density. In: Proceedings of the International Symposium on Field Programmable Gate Arrays, pp. 39–46 (1999)
Marrakchi, Z., Farooq, U., Parvez, H., Mehrez, H.: Comparison of tree-based and mesh-based coarse-grained fpga architectures. In: 2009 International Conference on Microelectronics (ICM), pp. 248–251 (2009)
McMurchie, L., Ebeling, C.: Pathfinder: A Negotiation-Based Performance-Driven Router for FPGAs. In: Proc. FPGA 1995 (1995)
Parvez, H., Marrakchi, Z., Mehrez, H.: Application specific fpga using heterogeneous logic blocks. In: Sirisuk, P., Morgan, F., El-Ghazawi, T., Amano, H. (eds.) ARC 2010. LNCS, vol. 5992, pp. 92–109. Springer, Heidelberg (2010)
Sentovich, E.M., et al.: Sis: A system for sequential circuit analysis. Tech. Report No. UCB/ERL M92/41, University of California, Berkeley (1992)
Skiścim, C.C., Golden, B.L.: Optimization by simulated annealing: A preliminary computational study for the tsp. In: WSC 1983: Proceedings of the 15th Conference on Winter Simulation, pp. 523–535. IEEE Press, Piscataway (1983)
Wu, K., Tsai, Y.: Structured ASIC, Evolution or Revolution. In: Proc. ISPD, pp. 103–106 (April 2004)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Farooq, U., Parvez, H., Marrakchi, Z., Mehrez, H. (2011). Comparison between Heterogeneous Mesh-Based and Tree-Based Application Specific FPGA. In: Koch, A., Krishnamurthy, R., McAllister, J., Woods, R., El-Ghazawi, T. (eds) Reconfigurable Computing: Architectures, Tools and Applications. ARC 2011. Lecture Notes in Computer Science, vol 6578. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-19475-7_23
Download citation
DOI: https://doi.org/10.1007/978-3-642-19475-7_23
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-19474-0
Online ISBN: 978-3-642-19475-7
eBook Packages: Computer ScienceComputer Science (R0)