Skip to main content

Hybrid Approach on Cache Aware Real-Time Scheduling for Multi-Core Systems

  • Conference paper
  • First Online:
Advances on P2P, Parallel, Grid, Cloud and Internet Computing (3PGCIC 2016)

Abstract

The Worst-Case Execution Time of a task is important in real-time systems. This metric is used by the scheduler in order to schedule all tasks before their deadlines. However, cache memory has a significant impact on the execution time and thus the WCET. Therefore, different cache analysis methodologies exist to determine the WCET, each with their own advantages and/or disadvantages. In this paper, a new hybrid approach is proposed which combines the strengths of two common analysis techniques. This hybrid methodology tackles the problem that can be described as ’the gap between thinking like a machine and thinking like a human being’. The two-layer hybrid model splits the code of tasks into so-called basic blocks. The WCET can be determined by performing execution time measurements on each block and statically combining those results. The COBRA-HPA framework is specially developed to facilitate the process of generating a hybrid block model and corresponding source files for time measurements. Additionally, the framework is able to generate timed automata models for UPPAAL. In conclusion, the results show that the block size has a great influence on the performance of the hybrid analysis. Thus, future work will focus on improving the hybrid model and determining the optimal size of the blocks.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Axer, P., et al.: Building timing predictable embedded systems. ACM Transactions on Embedded Computing Systems 13(4), 1–37 (2014)

    Google Scholar 

  2. Behrmann, G., David, A., Larsen, K.G.: Formal Methods for the Design of Real-Time Systems, Lecture Notes in Computer Science, vol. 3185, chap. A Tutorial on UPPAAL, pp. 200–236. Springer Berlin Heidelberg (2004)

    Google Scholar 

  3. Falk, H., et al.: Taclebench: a benchmark collection to support worst-case execution time research. Proceedings of the 16th International Workshop on Worst-Case Execution Time Analysis (WCET’16) (2016)

    Google Scholar 

  4. Hahn, S., Reineke, J., Whilhem, R.: Towards compositionality in execution time analysis - definition and challenges. In: The 6th International Workshop on Compositional Theory and Technology for Real-Time Embedded Systems (CRTS 2013) (2013)

    Google Scholar 

  5. Koolmees, B.: Validation of modeled behavior using uppaal. Final bachelor project, University of Technology Eindhoven (2011)

    Google Scholar 

  6. Larsen, K.G., et al.: Uppaal. http://www.uppaal.org/ (2015). URL http://www.uppaal.org/

    Google Scholar 

  7. Liang, Y., et al.: Timing analysis of concurrent programs running on shared cache multi-cores. Real-Time Systems 48(6), 638–680 (2012)

    Google Scholar 

  8. Lv, M., et al.: A survey on cache analysis for real-time systems. ACM Computing Surveys p. 45 (2015)

    Google Scholar 

  9. Parr, T.: The Definitive ANTLR 4 Reference. The Pragmatic Bookshelf (2013)

    Google Scholar 

  10. Reineke, J.: Caches in wcet analysis. Ph.D. thesis, University of Saarlandes (2008)

    Google Scholar 

  11. Schoeberl, M., et al.: T-crest: Time-predictable multi-core architecture for embedded systems. Journal of System Architecture (2015)

    Google Scholar 

  12. Tian, T.: Software techniques for shared-cache multi-core systems (2012). URL https://software.intel.com/en-us/articles/software-techniques-for-shared-cache-multi-coresystems

    Google Scholar 

  13. Ungerer, T., et al.: parmerasa - multi-core execution of parallelised hard real-time applications supporting analysability. In: Euromicro Conference on Digital System Design, vol. 16 (2013)

    Google Scholar 

  14. Yan, J., Zhang, W.: Wcet analysis for multi-core processors with shared l2 instruction caches. In: Real-Time and Embedded Technology and Applications Symposium. IEEE, IEEE (2008)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Thomas Huybrechts .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2017 Springer International Publishing AG

About this paper

Cite this paper

Huybrechts, T., De Bock, Y., Li, H., Hellinckx, P. (2017). Hybrid Approach on Cache Aware Real-Time Scheduling for Multi-Core Systems. In: Xhafa, F., Barolli, L., Amato, F. (eds) Advances on P2P, Parallel, Grid, Cloud and Internet Computing. 3PGCIC 2016. Lecture Notes on Data Engineering and Communications Technologies, vol 1. Springer, Cham. https://doi.org/10.1007/978-3-319-49109-7_73

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-49109-7_73

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-49108-0

  • Online ISBN: 978-3-319-49109-7

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics