Abstract
This paper presents a testing and simulated fault injection framework for time-triggered safety-critical embedded systems. Our approach facilitates the validation of fault-tolerance mechanisms by performing non-intrusive (SFI) on models of the system at different stages of the development, from the (PIM) to the (PSM). The SFI enables exercising the intended fault tolerance mechanisms by injecting faults in a simulated model of a system. The main benefit of this work is that it enables an early detection of design flaws in fault-tolerant systems, what reduces the possibility of late discovery of design pitfalls that might require an expensive redesign of the system. We examine the feasibility of the proposed approach in a case study, where SFI is used to assess the fault tolerance mechanisms designed in a simplified railway signaling system.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Avizienis, A., Laprie, J.-C., Randell, B., Landwehr, C.: Basic Concepts and Taxonomy of Dependable and Secure Computing. IEEE Trans. Dependable Secur. Comput. 1(1), 11–33 (2004)
Ayestaran, I., Nicolas, C.F., Perez, J., Larrucea, A., Puschner, P.: Modeling and Simulated Fault Injection for Time-Triggered Safety-Critical Embedded Systems. In: IEEE 17th International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing, ISORC (2014)
Ayestaran, I., Nicolas, C.F., Perez, J., Puschner, P.: Modeling Logical Execution Time Based Safety-Critical Embedded Systems in SystemC. In: 3rd Mediterranean Conference on Embedded Computing, MECO (2014)
Balarin, F., Chiodo, M., Giusto, P., Hsieh, H., Jurecska, A., Lavagno, L., Passerone, C., Sangiovanni-Vincentelli, A., Sentovich, E., Suzuki, K., Tabbara, B.: Hardware-software co-design of embedded systems: the POLIS approach. Kluwer Academic Publishers (1997)
Baraza, J.C., Gracia, J., Blanc, S., Gil, D., Gil, P.J.: Enhancement of Fault Injection Techniques Based on the Modification of VHDL Code. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 16(6), 693–706 (2008)
Beltrame, G., Bolchini, C., Fossati, L., Miele, A., Sciuto, D.: ReSP: A non-intrusive Transaction-Level Reflective MPSoC Simulation Platform for Design Space Exploration. In: Asia and South Pacific Design Automation Conference, ASPDAC 2008, pp. 673–678 (2008)
Benso, A., Prinetto, P.: Fault Injection Techniques and Tools for Embedded Systems Reliability Evaluation. Kluwer Academic Publishers (2003)
Bolchini, C., Miele, A., Sciuto, D.: Fault Models and Injection Strategies in SystemC Specifications. In: 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools, DSD 2008, pp. 88–95 (2008)
Esterel, A.: SCADE Suite (2014), http://www.esterel-technologies.com/products/scade-suite/
Gracia, J., Baraza, J.C., Gil, D., Gil, P.J.: Comparison and Application of different VHDL-Based Fault Injection Techniques. In: Proceedings of the 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 233–241 (2001)
IEEE. IEEE Standard SystemC Language Reference Manual (2005)
Jenn, E., Arlat, J., Rimen, M., Ohlsson, J., Karlsson, J.: Fault Injection into VHDL Models: The MEFISTO Tool. In: Twenty-Fourth International Symposium on Fault-Tolerant Computing, FTCS-24. Digest of Papers., pp. 66–75 (1994)
Kienhuis, B., Deprettere, E., Vissers, K., van der Wolf, P.: An Approach for Quantitative Analysis of Application-Specific Dataflow Architectures. In: Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors, pp. 338–349 (1997)
Kirsch, C.M., Sokolova, A.: The Logical Execution Time Paradigm, ch 5, pp. 103–120. Springer, Heidelberg (2012)
Lu, W., Radetzki, M.: Efficient Fault Simulation of SystemC Designs. In: 2011 14th Euromicro Conference on Digital System Design (DSD), pp. 487–494 (2011)
Malvezzi, M., Allotta, B., Rinchi, M.: Odometric estimation for automatic train protection and control systems. Vehicle System Dynamics 49(5), 723–739 (2010)
Miller, J., Mukerji, J.: MDA Guide Version 1.0.1, 2003/06/12 (2003)
Misera, S., Vierhaus, H.T., Sieber, A.: Fault Injection Techniques and their Accelerated Simulation in SystemC. In: 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools, DSD 2007, pp. 587–595 (2007)
Moazzeni, S., Poormozaffari, S., Emami, A.: An Optimized Simulation-Based Fault Injection and Test Vector Generation Using VHDL to Calculate Fault Coverage. In: 2009 10th International Workshop on Microprocessor Test and Verification (MTV), pp. 55–60 (2009)
MOGENTES. Fault Models. Technical report, MOGENTES, 2009/12/29 (2009)
Perez, J., Azkarate-askasua, M., Perez, A.: Codesign and Simulated Fault Injection of Safety-Critical Embedded Systems Using SystemC. In: European Dependable Computing Conference, p. 9 (2010)
Perez, J., Nicolas, C.F., Obermaisser, R., Salloum, C.E.: Modeling Time-Triggered Architecture Based Real-Time Systems Using SystemC. In: Kaźmierski, T.J., Morawiec, A. (eds.) Forum on specification & Design Languages (FDL) 2010, vol. 106, pp. 123–141. Springer, Heidelberg (2010)
Reiter, S., Pressler, M., Viehl, A., Bringmann, O., Rosenstiel, W.: Reliability assessment of safety-relevant automotive systems in a model-based design flow. In: 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 417–422 (2013)
Shafik, R.A., Rosinger, P., Al-Hashimi, B.: SystemC-based Minimum Intrusive Fault Injection Technique with Improved Fault Representation. In: International On-line Test Symposium (IOLTS), p. 6 (2008)
Winter, P., Guiot, B., International Union of Railways: Compendium on ERTMS: European Rail Traffic Management System. Eurail Press (2009)
ASAM HIL workgroup. ASAM AE HIL Programmers Guide (2009)
Ziade, H., Ayoubi, R., Velazco, R.: A Survey on Fault Injection Techniques. The International Arab Journal of Information Technology 1, 16 (2004)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2014 Springer International Publishing Switzerland
About this paper
Cite this paper
Ayestaran, I., Nicolas, C.F., Perez, J., Larrucea, A., Puschner, P. (2014). A Simulated Fault Injection Framework for Time-Triggered Safety-Critical Embedded Systems. In: Bondavalli, A., Di Giandomenico, F. (eds) Computer Safety, Reliability, and Security. SAFECOMP 2014. Lecture Notes in Computer Science, vol 8666. Springer, Cham. https://doi.org/10.1007/978-3-319-10506-2_1
Download citation
DOI: https://doi.org/10.1007/978-3-319-10506-2_1
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-10505-5
Online ISBN: 978-3-319-10506-2
eBook Packages: Computer ScienceComputer Science (R0)