This paper presents the design of a function-specific dynamically reconfigurable architecture for error detection and error correction. The function-unit is integrated in a pipelined 32 bit RISC processor and provides full hardware support for encoding and decoding of Reed- Solomon Codes with different code lengths as well as error detection methods like bit-parallel Cyclic Redundancy Check codes computation. The architecture is designed and optimized for the usage in the medium access control layer of mobile wireless communication systems and provides simultaneously hardware support for control-flow and data-flow oriented tasks.
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
Advanced Encryption Standard (AES), November 2001. Federal Information Processing Standards Publication 197.
Hyunman Chang and Myung H. Sunwoo. Design of an Area Efficient Reed-Solomon Decoder ASIC Chip. IEEE Workshop on Signal Processing Systems, pages 578-585, October 1999.
J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, 1996.
Yuh-Tsuen Horng and Shyue-Win Wei. Fast Inverters and Dividers for Finite Field GF (2m ). IEEE Asia-Pacific Conference on Circuits and Systems, pages 206-211, December 1994.
Huai-Yi Hsu and An-Yeu Wu. VLSI Design of a Reconfigurable Multi-mode Reed-Solomon Codec for High-Speed Communication Systems. Proceedings of the IEEE Asia-Pacific Conference on ASIC, pages 359-362, August 2002.
Jangeun Jun, Pushkin Peddabachagari, and Mihail Sichitiu. Theoretical Maxi-mum Throughput of IEEE 802.11 and its Applications. In NCA '03: Proceedings of the Second IEEE International Symposium on Network Computing and Applications, page 249, Washington, DC, USA, 2003. IEEE Computer Society.
Dong-Sun Kim, Jong-Chan Choi, and Duck-Ji Chung. Implementation of High-Speed Reed-Solomon Decoder. 42nd Midwest Symposium on Circuits and Systems, 2:808-812, August 1999.
P. Kitos, G. Theodoridis, and O. Koufopavlou. An efficient reconfigurable mul-tiplier architecture for Galois field GF (2m ). Microelectronics Journal, 34(11), November 2003. Elsevier.
Hanho Lee, Meng-Lin Yu, and Leilei Song. VLSI Design of Reed-Solomon Decoder Architectures. Proceedings of the IEEE International Symposium on Circuits and Systems, 5:705-708, May 2000.
Edoardo D. Mastrovito. VLSI Designs for Multiplication over Finite Fields GF (2m ). In AAECC-6: Proceedings of the 6th International Conference, on Applied Algebra, Algebraic Algorithms and Error-Correcting Codes, pages 297-309, London, UK, 1989. Springer-Verlag.
H. Michael Ji and Earl Killian. Fast Parallel CRC Algorithm and Implementation on a Configurable Processor. IEEE International Conference on Communications, 3:1813-1817, April 2002.
Christof Paar and Martin Rosner. Comparison of Arithmetic Architectures for Reed-Solomon Decoders in Reconfigurable Hardware. In Kenneth L. Pocek and Jeffrey Arnold, editors, IEEE Symposium on FPGAs for Custom Computing Ma-chines, pages 219-225, Los Alamitos, CA, April. IEEE Computer Society Press.
Thilo Pionteck, Thorsten Staake, Thomas Stiefmeier, Lukusa D. Kabulepa, and Manfred Glesner. Design of a Reconfigurable AES Encryption/Decryption Engine for Mobile Terminals. Proceedings of the 2004 IEEE International Symposium on Circuits and Systems, 2:545-548, May 2004.
Tenkasi V. Ramabadran and Sunil S. Gaitonde. A Tutorial on CRC Computa-tions. IEEE Micro, 8(4):62-75, July 1988.
Sourav Roy, Wolfgang Wilhelm Martin Bücker, and B.S. Panwar. Reconfigurable Hardware Accelerator for a Universal Reed Solomon Codec. Proceedings of 1st IEEE International Conference on Circuit and Systems for Communication, pages 158-161, June 2002.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2007 Springer Science+Business Media, LLC
About this paper
Cite this paper
Pionteck, T., Stiefmeier, T., Staake, T., Glesner, M. (2007). On The Design of A Dynamically Reconfigurable Function-Unit for Error Detection and Correction. In: Reis, R., Osseiran, A., Pfleiderer, HJ. (eds) Vlsi-Soc: From Systems To Silicon. IFIP International Federation for Information Proc, vol 240. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-73661-7_18
Download citation
DOI: https://doi.org/10.1007/978-0-387-73661-7_18
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-73660-0
Online ISBN: 978-0-387-73661-7
eBook Packages: Computer ScienceComputer Science (R0)