Abstract
This paper describes the application of the experimental system LORTGEN for the technology-specific specification and synthesis of high performance arithmetic operators for FPGAs. Using multiplier and adder designs for the XC3xxx-LCA-family as example we demonstrate that the implemented architecture-specific techniques boost the performance and density of the designs. Consequently, LORTGEN enables the implementation of complex operators (e.g. multipliers) in one FPGA, frees the designers from device-specific implementation details and allows them to focus more on actually designing the application.
This work is partly supported by the BMFT under the contract 01M3007C
This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
References
Design Compiler Version 3.0 — Reference Manual, Synopsys, 1992.
AutoLogic Family for Top-Down Design — Product Description. Mentor Graphics, 1992.
Brayton, B. K.; Rudell, R.; Sangiovanni-Vincentelli, A.; Wang, A.R.: MIS: A Multi-Level Logic Optimization System. IEEE Transactions on CAD of Integrated Circuits and Systems. November 1987, pp. 1062–1081.
Design Ware Version 3.0 — Databook, Synopsys, 1992.
Kelem, S. H.; Fawcett, B. K.: Module Generators for Field Programmable Gate Arrays. In Proceedings of the 2nd International Workshop on Field-Programmable Logic and Applications 1992.
Brand, H.-J.: Specification and Synthesis of Arithmetic Data Path Components (in German). PhD thesis, Technical University Chemnitz-Zwickau, 1993.
Brand, H.-J.; Mueller, D.; Rosenstiel, W.: An Efficient Data Path Synthesis Strategy. In Proceedings of the Synthesis and Simulation Meeting and International Interchange SASIMI'93 in Nara/Japan, October 1993, pp. 155–164.
Schmidt, J.; Mueller, D.; Schuppan, H.: Logic Synthesis of Logic Cell Arrays Using Register-Transfer Description. 2nd International Workshop on Field-Programmable Logic and Applications, Wien 1992.
Bocklisch, S.; Orlovski, S.; Peschel, M.; Nishiwaki, Y.: Fuzzy Sets Application, Methodological Approaches and Results. Akademie-Verlag, Berlin, 1986.
Schlegel, P.; Eichhorn, K.; Brand, H.-J.; Müller, D.: Accelerated Fuzzy Pattern Classification with ASICs. 6. IEEE ASIC Conference and Exhibit in Rochester, 27. September–1. Oktober 1993. pp. 250–253.
Brand, H.-J.; Mueller, D.; Rosenstiel, W.: Design of High Throughput Data Path Components. In Proceedings of the 4th ACM/SIGDA Physical Design Workshop, Lake Arrowhead, April 1993, pp. 141–151.
Schubert, E.; Rosenstiel, W.: Synthesis of Register-Transfer Elements for High-Level Synthesis Using VHDL (in German). SMT/ASIC/Hybrid'94, Nuernberg, 1994.
The Programmable Logic Data Book. XILINX, 1993, pp. 8/72–8/78.
Gasteier, M.; Wehn, N.; Glesner, M.: Synthesis of Complex VHDL Operators. In Proceedings of the EURO-DAC'93, Hamburg, September 1993, pp. 566–571.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1994 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Brand, HJ., Mueller, D., Rosenstiel, W. (1994). Specification and synthesis of complex arithmetic operators for FPGAs. In: Hartenstein, R.W., ServÃt, M.Z. (eds) Field-Programmable Logic Architectures, Synthesis and Applications. FPL 1994. Lecture Notes in Computer Science, vol 849. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-58419-6_71
Download citation
DOI: https://doi.org/10.1007/3-540-58419-6_71
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-58419-3
Online ISBN: 978-3-540-48783-8
eBook Packages: Springer Book Archive