Book Volume 3659 2005

Cryptographic Hardware and Embedded Systems – CHES 2005

7th International Workshop, Edinburgh, UK, August 29 – September 1, 2005. Proceedings


ISBN: 978-3-540-28474-1 (Print) 978-3-540-31940-5 (Online)

Table of contents (32 chapters)

previous Page of 2
  1. Front Matter

    Pages -

  2. Side Channels I

    1. Chapter

      Pages 1-14

      Resistance of Randomized Projective Coordinates Against Power Analysis

    2. Chapter

      Pages 15-29

      Templates as Master Keys

    3. Chapter

      Pages 30-46

      A Stochastic Model for Differential Side Channel Cryptanalysis

  3. Arithmetic for Cryptanalysis

    1. Chapter

      Pages 47-60

      A New Baby-Step Giant-Step Algorithm and Some Applications to Cryptanalysis

    2. Chapter

      Pages 61-74

      Further Hidden Markov Model Cryptanalysis

  4. Low Resources

    1. Chapter

      Pages 75-90

      Energy-Efficient Software Implementation of Long Integer Modular Arithmetic

    2. Chapter

      Pages 91-105

      Short Memory Scalar Multiplication on Koblitz Curves

    3. Chapter

      Pages 106-118

      Hardware/Software Co-design for Hyperelliptic Curve Cryptography (HECC) on the 8051 μP

  5. Special Purpose Hardware

    1. Chapter

      Pages 119-130

      SHARK: A Realizable Special Hardware Sieving Device for Factoring 1024-Bit Integers

    2. Chapter

      Pages 131-146

      Scalable Hardware for Sparse Systems of Linear Equations, with Applications to Integer Factorization

    3. Chapter

      Pages 147-156

      Design of Testable Random Bit Generators

  6. Hardware Attacks and Countermeasures I

    1. Chapter

      Pages 157-171

      Successfully Attacking Masked AES Hardware Implementations

    2. Chapter

      Pages 172-186

      Masked Dual-Rail Pre-charge Logic: DPA-Resistance Without Routing Constraints

    3. Chapter

      Pages 187-200

      Masking at Gate Level in the Presence of Glitches

  7. Arithmetic for Cryptography

    1. Chapter

      Pages 201-210

      Bipartite Modular Multiplication

    2. Chapter

      Pages 211-225

      Fast Truncated Multiplication for Cryptographic Applications

    3. Chapter

      Pages 226-236

      Using an RSA Accelerator for Modular Inversion

    4. Chapter

      Pages 237-249

      Comparison of Bit and Word Level Algorithms for Evaluating Unstructured Functions over Finite Rings

  8. Side Channel II (EM)

    1. Chapter

      Pages 250-264

      EM Analysis of Rijndael and ECC on a Wireless Java-Based PDA

    2. Chapter

      Pages 265-279

      Security Limits for Compromising Emanations

previous Page of 2