Abstract
We offer a universal multilevel structure (of parallel and parallel-sequential types) that uses logical AND, NOR and OR functions to convert cyclic code words containing a cyclic group of units or zeros. Realized as FPGAs, the structures are proved to ensure correct operation. The results of simulation experiments are given as time diagrams.
Similar content being viewed by others
References
Peterson, W. Wesley and Weldon, E.J., Error-Correcting Codes, 1976, p. 594.
Brayton, R.K., Hachtel, G.D., and Sangiovanni-Vincentelli, A., Synthesis of Multilevel Combinational Logic Circuits, 1990, vol. 78, no. 2, pp. 38–83.
Opanasenko, V.N. and Kryvyi S.L., Partitioning the full range of boolean functions based on the threshold and threshold relation, in Cybernetics and Systems Analysis, New York: Springer, 2012, vol. 48, no. 3, pp. 459–468.
Palagin, A.V. and Opanasenko, V.N., Design and application of the PLD-based reconfigurable devices, in Design of Digital Systems and Devices, Berlin, Heidelberg: Springer Verlag, 2011, vol. 79, pp. 59–91.
Author information
Authors and Affiliations
Corresponding author
About this article
Cite this article
Palagin, A., Opanasenko, V. & Krivoi, S. The structure of FPGA-based cyclic-code converters. Opt. Mem. Neural Networks 22, 207–216 (2013). https://doi.org/10.3103/S1060992X13040024
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.3103/S1060992X13040024