Abstract
In public optical networks, the data are scrambled with a xu + 1 self-synchronous scramblers (SSSs). The reason for this is to avoid long strings of ones or zeros, which might affect the receiver synchronization. Unfortunately, the use of SSSs is always related to the problem of duplication of channel errors. More precisely, each error occurring during the transmission will be duplicated u bits later. In this paper, we present a low-cost solution to this problem based on integer codes capable of correcting sparse byte errors.
References
R. Ramaswani, K. Sivarajan and G. Sasaki, Optical Networks: A Practical Perspective, 3rd ed., Elsevier, Inc., 2010
N. Figueira. Networking Device and Method for Making Cyclic Redundancy Check (CRC) Immune to Scrambler Error Duplication. U.S. Patent 6,609,226, Aug. 19, 2003
S. Gorshe. Cyclic Redundancy Check Circuit for Use with Self-Synchronous Scramblers. U.S. Patent 7,353,446, Nov. 17, 2005
S. Gorshe. Analysis of the interaction between linear cyclic error correcting codes and self-synchronous payload scramblers. IEEE Trans. Commun., vol. 56, no. 11, pp. 1800–1806, Nov. 2008
S. Gorshe. Forward Error Correction with Self-Synchronous Scramblers. U.S. Patent 7,913,151, Mar. 22, 2011
D. Ferguson et al., System, Apparatus, and Method for Increasing Resiliency in Communications. U.S. Patent 7,986,717, Jul. 26, 2011
CCITT Study Group XVIII Contribution D21, “Observations of error characteristics of Fiber optic transmission systems,” Jan. 1989
W. Grover and D. Moore. Design and characterization of an error-correcting code for the SONET STS-1 tributary. IEEE Trans. Commun., vol. 38, pp. 467–476, Apr. 1990
W. Grover. Effect of error correcting code using D-S3 framing bits on measured dribble error pattern of 565 Mb/s fibre optic transmission system. Electron. Lett., vol. 28, no. 20, pp. 1869–1870, Sept. 1992
M. Cheung, W. Grover and W. Krzymien. Combined framing and error correction coding for DS3 signal format. IEEE Trans. Commun., vol. 43, nos. 2–4, pp. 1365–1374, Feb-Apr. 1995
R. Giladi, Network Processors: Architecture, Programming, and Implementation. Elsevier, Inc., 2008
A. Radonjic and V. Vujicic.Integer codes correcting burst errors within a byte. IEEE Trans. Comput., vol. 62, no. 2, pp. 411–415, Feb. 2013
A. Radonjic, K. Bala, V. Vujicic Integer codes correcting double asymmetric errors. IET Commun., vol. 10, no. 14, pp. 1691–1696, Sep. 2016
A. Radonjic and V. Vujicic. Integer codes correcting spotty byte asymmetric errors. IEEE Commun. Lett., vol. 20, no. 12, pp. 2338–2341, Dec. 2016
A. Radonjic and V. Vujicic. Integer codes correcting high-density byte asymmetric errors. IEEE Commun. Lett., vol. 21, no. 4, pp. 694–697, Apr. 2017
A. Radonjic and V. Vujicic. Integer codes correcting single errors and burst asymmetric errors within a byte. Inf. Process. Lett., vol. 121, pp. 45–50, May 2017
A. Radonjic. (Perfect) integer codes correcting single errors. IEEE Commun. Lett., vol. 22, no. 1, pp. 17–20, Jan. 2018
A. Radonjic and V. Vujicic. Integer codes correcting burst and random asymmetric errors within a byte. J. Frankl. Inst., vol. 355, no. 2, pp. 981–996, Jan. 2018
K. Mehlhorn and P. Sanders. Algorithms and Data Structures: the Basic Toolbox. Springer, 2008
A. Fog. The Microarchitecture of Intel, AMD and VIA CPUs. Tech. Univ. Denmark, Denmark, Jan. 2016
Author information
Authors and Affiliations
Corresponding author
Additional information
Publisher’s note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
About this article
Cite this article
Radonjic, A., Vujicic, V. Integer codes correcting sparse byte errors. Cryptogr. Commun. 11, 1069–1077 (2019). https://doi.org/10.1007/s12095-019-0350-9
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s12095-019-0350-9